## UNIT I BASIC CONCEPTS

Review of number systems-representation-conversions, Review of Boolean algebra- theorems, sum of product and product of sum simplification, canonical forms min term and max term, Simplification of Boolean expressions-Karnaugh map, completely and incompletely specified functions, Implementation of Boolean expressions using universal gates ,Tabulation methods.

# UNIT II COMBINATIONAL LOGIC CIRCUITS

Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders, Binary Parallel Adder – Carry look ahead Adder, BCD Adder, Magnitude Comparator, Decoder, Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and logic unit, Parity Generator/Checker, Seven Segment display decoder

## UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS

Latches, Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of clocked sequential circuits – Design - Moore/Mealy models, state minimization, state assignment,lock - out condition circuit implementation - Counters, Ripple Counters, Ring Counters, Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time clock

## UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS

Stable and Unstable states, output specifications, cycles and races, state reduction, race free assignments, Hazards, Essential Hazards, Fundamental and Pulse mode sequential circuits, Design of Hazard free circuits.

## UNIT V LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES

Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL ,TTL,ECL, CMOS - Comparison of Logic families - Implementation of combinational logic/sequential logic design using standard ICs, PROM, PLA and PAL, basic memory, static ROM,PROM,EPROM,EPROM EAPROM.

## PRACTICAL EXERCISES :

- 1. Design of adders and subtractors & code converters.
- 2. Design of Multiplexers & Demultiplexers.
- 3. Design of Encoders and Decoders.
- 4. Design of Magnitude Comparators
- 5. Design and implementation of counters using flip-flops
- 6. Design and implementation of shift registers.

#### COURSE OUTCOMES :

At the end of the course the students will be able to

**CO1**: Use Boolean algebra and simplification procedures relevant to digital logic.

**CO2**: Design various combinational digital circuits using logic gates.

**CO3**: Analyse and design synchronous sequential circuits.

CO4: Analyse and design asynchronous sequential circuits. .

CO5: Build logic gates and use programmable devices

#### **TEXTBOOKS** :

M. Morris Mano and Michael D. Ciletti, 'Digital Design', Pearson, 5th Edition, 2013.(Unit - I - V)

# TOTAL:75 PERIODS

# 45 PERIODS 30 PERIODS

9

9

9

9

Review of Number system! - Min \* Number system is a basin for counting item. we human use decimal number septem 0,1,2,3,4,5,6,7,829. Modern computer uses binary number system o and 1 \* There are four different by pes of Number system that is L) Decimal Number system -) Binary Number system Lockal Number system L) Hera deciment Number system Decimal Number system -\* The base or radix of the derimal Number system is 10. The decimal number are 0, 1/2, 3, 4, 5, 6, 7, 8 and 9 537.26 Ea - LSO MSD Decimal point LANSO > Most significant Digit 4 LCO + Least significant. Digit Eg : (2652:38) 10 x \_ 7 6 5 2. 38 10 × -10' x 10 ×

Binary Number system :-\* A Neimber system that uses only two digits 0 and 1 is called a binarry Number system \* The benerry system is also called a base two system \* The symbol o and 1 are known as bits \* The weight or place value of each position can be expressed in terms of power of 2 and as 2°, 2', 22 au etc. eg (11010.011)2 ····· octal Number system -\* The Base (Radin) of Octal number system is 8. The octal Numbers are 0,1,2,3,4,5,6, and 17 Eg (765-42) g'× \_\_\_\_ 8°× -Heradocinal Number system:-\* Hera decimal Numbers are ised entensingly in Microprocessor. \* The Revadecimal Number system has a base of 16. \* It uses the digit 0, 1, 2, 3, 4, 5, 6, 7,8,9 plus the A, B, C, D, E and F as 16 digite symbols. 23

Detainal to octal (256.22)10 8455 8 32 -0 7-01 4-01 (455) = (707) 8 · (256) 10 = (400) 8 .... 0.22×8 =1.76 -1 0.76×8 =6.08 - 6 D.08×8 = 0.64 - 0 0.64.8 = 5.12 - 5 (0.22),0=(0.1605)8 (256.22) 10 = (400:160 5)8 Hera dec: mal Decimal to (256.22)10 1455 16 1256 - 016 16 - 016 28 -7 - 1 - 10 (c) 1  $(455)_{10} = (107)_{10}$ (25tb) is = (100) 15 = 7. 0.22 × 16 = 3.50 in the second second 0.52× 16 =8.32 - 5 an stages of a constant 6.32×16 = 5.12 0.12×16 = 1.92 1 Standar a Cast (0.22)10 = (0.3851)1L  $(256.22)_{16} = (100.3851)_{16}$ 

fractional value at and provided split the 3 bit from and the reader of the Left side  $| - | \times 2^{\circ} = |$   $| \times 2^{\circ} = 2$ .011 ( 11 7 - 11 Dec 1 + )  $-1 \times 2^{2} = 0$  $(.011) = (.3)_8$ 1 1 2 2 2 2 1  $(100010.011)_2 = (42.3)_8$ Binary to Heradecimal \* Heredocimal is set of ii) (100010.011)2 4 bit binosuy number \* split binary number 20010 0010 into Abit from Right side  $\begin{array}{c}
0 & 0 & 1 & 0 \\
 & & & \downarrow & \downarrow & 0 \\
 & & & & \downarrow & \downarrow & 2^{\circ} = 0 \\
 & & & & & \downarrow & 1 \times 2^{1} = 2 \\
 & & & & & 0 \times 2^{2} = 0 \\
 & & & & & & \downarrow & 2^{\circ} = 0
\end{array}$ i)  $(1101)_{2} = 0.001 1101$  $\begin{array}{c} 0 \quad 0 \quad 0 \\ 1 \quad 1 \quad 1 \quad 1 \quad x_2^\circ = 1 \\ 0 \quad x_2^\circ = 0 \end{array}$ - 0x2<sup>3</sup>=0  $(000)_{2} = (2)_{16}$ - 0X23=0  $(0001) = (1)_{16}^{1}$ 02110.  $\begin{bmatrix} -0x^{2} = 0 \\ 1x^{2} = 2 \\ 1x^{2} = 4 \end{bmatrix}$ 2110 10000100  $-0\chi_2^3=0$ 1 L 1×2°=1  $(.0110)_{2} = (.6)_{11}$ 0 x2' = 0 ----- 1x2<sup>2</sup>=4  $\frac{1}{2} \times 2^{3} = 8$ 13  $(100010.011)_2 = (22.6)_{11}$  $(1101)_{2} = (13)_{L} = (0)_{L}$ 0010 0000 . 0110 CAY CLUDIN (0001 1101)2 (1 D) 1L S. ( HAN'

Convert the following o chal number to  
detimal binery and Frene decimal  
i) (25) g (i) (42.3) g  
octal to Bacimal.  

$$35$$
 (1) (42.3) g  
 $(1) (42.3) g$   
 $(25) g = (29)_{10}$   
 $(35) g = (29)_{10}$   
 $(35) g = (29)_{10}$   
 $(43) g = (34.375)_{10}$   
 $(25) g = (011101)_2$   
 $(25) g = (011101)_2$   
 $(42.3) g = (0100100)_2$   
 $(35) g = (011101)_2$   
 $(42) g = (0001000)_2$   
 $(35) g = (11101)_2$   
 $(42) g = (000100)_2$   
 $(35) g = (11101)_2$   
 $(42) g = (0001000)_2$   
 $(35) g = (11101)_2$   
 $(42) g = (0001000)_2$   
 $(35) g = (11101)_2$   
 $(35) g =$ 

convert the following horadocimal number  
to docimal binary and octal  
i) (
$$\mathbb{D}[D]_{|L}$$
 ii) (22.6)<sub>|L</sub>  
sol  
Heradocimal to Docimal . i)  
1 D(13  
 $|L_{13}\times16^{\circ} = 13$   
 $|L_{2}\times1L' = 32$   
 $|L_{2}\times1L' = 0.375$   
Heradocimal to Binary  
# Frence decimal is a Set  
 $|L_{2}\times1L' = 0.375$   
 $|L_{2}\times1L' = 0.37$ 

Number with different bases Hexa ochal decimal Decima Binary Baselb Base 8 Bone 2 Barelo O G3 04 11.1.1 OL OL OL A B |O|Shad SPLIT C - the 110.151.18 11. and broke E Asuthmetic operations:-\* Arithmetic operation perform Addition, subtraction, Multiplication and of two or more Numbers. division

\* In . computers and general purpose processors the arithmetic operations are done by ersing binary Neumbors not by uning decimal Numbers. Binary Additions -(1, 1)Rules for binary Addition Augard + Adard Carry Republi seen Cs) Cc) CA) (B) 0 0 0 + 00 0 0 + 1 1 1 1 1 1 r + 0 0 1.0 . 1 0 10 1 Example 11.71 Add the binary Numbers i) 1101 and 0011 ii) 1100 and 1111 1V) 1110-011 and 0101.010 iii) 101.01 and 010.11 F = F1111 Docimal 1) Binary Binary Decima Carpey 1100 12 Carboy 111 12 1101 03 1 1 115 1101, 0011 27 16 4 Reachance Land 10000 a character of and conditions and COF & FOR

iii) 101.01 and 010.11 iv) 1110.011 and 0 101.010 Binary Decimal 14.375 more a 1110.011 . 5.25 1 1 1 1 101.01 5.85 0101.010 010.11 2.75 10011.101 19.625 1000.00 8.00 Benary subtraction!-\* subtraction is the inverse operation of addition. \* To subtract two numbers it is necessary to establish a procedure for subtracting a largor Broom a small digit subtract the binary Numbers ii) 1100 and 1101 i) 101 from 111 sal :p.) ( ) Decima Decimal Binary i) Birery 13 1101 -12 111 1100 101 0001 010 Binary Multiplication'-\*The Multiplication of binory Numbers is done is the same Manner as the Multiplication of Decimal Numbers 0 ×0 = 0 0 X 1 1 0 さいたい したい 1×0 =0 |X| = 1

Willow the binary Numbers 10110 and
Multiplay
1100
sod 10110
1100
00000
10110
10110
100001000
Binary Division -
* The process for dividing one arrange
Number by arother is the same man
which is followed for decima numbers
Divide the binary Number: 11001 and 101
-30]
101
101 11001
0101
10]
000
Frestor Setection and correction
anori outout
KError is condition when when the input
aler mation does not match match
rigo.
informing the transmission digital signa

suffer Brom noise that can inbro duce ever in binary bits travelling from one system to other. Binoucy M/ computer computor ----> 11 12 11 Eseres detecting codes: \* whenever a message is transmitted it may get by noise or data may get \* To avoid this error detecting odes corrupted. which are additional data added to given digital message to help detect if an error occurred during transmission of message \* A simple example of error detecting code is parity creck. Estor correcting codes:-\* Along with error - detecting code we can also pass some data to figure out the orginal message from corrupt message received \* This type of code is called Erocor correcting codes \* such codes also detect the extract location of the correspt bit \*In ever correcting codes parity check has simple way to detect ererors

and to determine the corrupt bit Location. pareity checking of Error Detection:-\* It is the semplest technique for detecting and correcting errors \* The MSB of an 8 bits word is used as the partity bit and the remaining 7 buts are used as data (ar) Message but \* The pareity of shiles transmitted word can be either even parity or odd parity. LSR P d6 d5 d4 d3 d2 d1 d0 1 K - 7 date bit parity Even parity:-\* Even pareity means the Neember of I's in the given word including the parity bits should be even (2, 4, b-1) odd pareity:-\* odd pareity means the Number of 1's in the quier word including the parety bit should be add (1,3,5 .....) Hamming Code :-\* Harming Code is use ful for both Detection and correction of erector present in the received data.

A data with a state of the

8

\* This code uses Mutiple parity bits and we have to place these parity bits in the positions of powers of 2 \*The minimum value of K for which correct valid is the following relation is nothing but the required to number of parity bits 22 n+K+1n -) number of binary codes K-> number of pariby bit bn+tk, bn+k-1 --- b3 b2b, & parity bits PK, PK-1 --- P, \*K parity bit positions we can place the n bits of binary code \* we can use either even parity or odd parity while forming a Hamming code. \* The same parily bechnique should be used in order to find any error present in the received date Procodure for finding parity bits:-\*Find the value of P, bared on the number of ones present in bit position b3, 65,67 and so on. (2°) \* Find the value of P2 based on the number of ones present in bit position b3, b6, b7 and so on (2')

\* Find the value of P3 based on the Number of ones present in bit position b5, 66, 67 so on (22) \* similarly find other values of pariby bit Example:-\* Let us find the Hamming Code of binery code d4, d3, d2, d1 = 1000, comider even parcity bits. given binary code is n=4  $2^{\prime} \ge n + K + I$ 2K=24+K+1 2" > 5+K value of K that satisfied \* minimum the above relation is 3. Hence require 3 parity bits P, P2 and P3. Hamming Code will be 7 7 bit Hamming code is by bb b5 b4 b3 b2 b1 = d4 d3 d2 P3 d1 P2 bp,  $P_1 = b_7 \oplus b_5 \oplus b_3 = 1 \oplus 0 \oplus 0 = 1$  $P_{2} = b_7 \oplus b_4 \oplus b_3 = 1 \oplus 0 \oplus 0 = 1$  $P_3 = b_7 \oplus b_6 \oplus b_5 = 1 \oplus 0 \oplus 0 = 1$ substituting these parity bits the by 66 65 64 63 62 61 = 1001011

$$\frac{9}{*}$$
Boalean Algebra:  
\* Boalean Algebra:  
\* Boalean Algebra is a branch of  
methematics that doals with operations on  
logical values with binary variables  
\* variables are represented as binary  
Numbers. true = 11 fake = 0  
taus of boalean Algebra:  
\* It is prost common low used to  
formulate various algebraic structures  
\* Three basic laws of Boalean  
algebre  
b \* commutative laws  
b \* Associative laws  
b \* Associative laws  
 $b * Associative laws$   
 $b * Law 2 \rightarrow A+B = B+A$   
how 1  $A \cdot B = B \cdot A$   
\* Law 2  $\rightarrow A+B = B+A$   
 $formulation (ANB)$   
operation  
 $A = A \cdot B$   
 $formulation
 $A = A \cdot B$   
 $formulation
 $A = A \cdot B$   
 $formulation
 $A = B + A$   
 $A = B$$$$ 

Low 2 A+B = B+A (+) represent or operation A+B B A B+A A B 6 0 0 0 0  $\bigcirc$ 0 1 .... λ., 0 1 1 0 6 1 l L al A Associative Laws'the state of the  $\#Low \rightarrow A + (B+C) = (A+B) + C$ \*Law 2 -> (AB)C = A(BC)  $Law \mid A + (B+C) = (A+B) + C$ Am C (A+B)+ A + (B+C)B C B+C A+B B A 0 6 0 0 0 0 0 0 6 8 1 0 0 0 6 l C O 0 ١ 1 1 0 0 1 k T 0 0 = l 1 1 1 l 1 0 ١ 0 0 O 0 1 0 0 1 đ n fet C r 1 1 6 - Kel l 1 1 1 1

Law 2 ( A.B).C = A.(B.C) A.CB.C) B.C C B A.B (A.B).C C A B A C в G B C O Ġ O C C ) B C B GA G 1.1.8 C O G I Distributive Law:-A.(B+C) = AB + AC1. All In Roy 1 A Bue Hanning Burger B+C C B A A.B A.C A.B+A.C C B A G 1 PA 11: 1 -2 1 C O O, ()I G 1 1 Onli (1) C theorems De Morgan's the oriens \* There are two, Important part of Boolean Algebra Lythearrow 1 AB = A+B Lythearrow 2 A+B = A.B  $\overline{A+B} = \overline{A} \cdot \overline{B}$ 

Theasem 1: AB = A+B \* The complement of a product is equal to the sum of the complement. \* that is AND operation is equal to the OR operation of the complements AB A B ABB AB A B B.B A+B 0 0 0 0 1) 01 0 0 1 G 1 0 0 1 1 6 0 1 0 1 ſ D 1 0  $\bigcirc$ 1 0 1 0 Theorem 2 A+B = A-B A LAN TO COMP \* complement of sum is equal to the product of the complements \* OR operation is equal to the AND opercution A.B B A A+B A+B B A R A G 0 1 1 0 1 0 O 0 6) D 0 1 0 0 1 0 0 0 0 0 1 0 0 0 D 1 / 1 0 1 the start of the second start and second 

Qual theorem Boolean Relation A.I = AA + 0 = AA.0 = 0 A + 1 = 1A.A = A A + A = A $A \cdot \overline{A} = 0$  $A + \overline{A} = 1$ A. (A+B) = A S. C. 5 (1 22) A+AB = A  $A(\overline{A}+B) = AB$ A+AB = A+B AB+AC = ACB+C)(A + B)(A+C) = A + BC $(A+B)(\overline{A}+C)(B+C)=(A+B)$ AB+AC+BC=AB+AC CAR) S Bar Dal Example simplify the following poolean expression a) ABCD + ABCD b) AB+ABC+ABCD+E) C) AB + A + AB CANDAR PROFESSION sol (a) ABCD + ABCD. B+B=1= ACO(CB+E) i have particulate = ACD. ) los a lotraria al. Limit = ACD b) AB+ ABC+AB(D+=) = AB+ABC +ABO +ABE . . . 1+ - - ) = ABC I+C) + ABD + ABE Marian 1 4 15 - AB + ABD + ABE

= AB(1+0) + ABC	· 1+== 1				
= AB + ABC	· .1 + C = 1				
= ABCI+C)					
= AB					
C) AB + A + AB	A				
Apply be morgan the	Jen				
$=\overline{P}+\overline{B}+\overline{A}+AB$	$\cdot \cdot A \cdot \overline{A} = \overline{A}$				
= A+B+AB					
$=\overline{A}.\overline{B}(\overline{A}+\overline{B})$					
$= AB (\overline{A} + \overline{B})$	2111.1,1				
	A-A =0				
= AAR + HRR	non-int prover at k in the second				
= 0 + 0					
= 0					
Kauraugh Map Minimi:	zation (K-Map)				
* A Karnangh map	(K-Map) is method				
of simplifying Boolean	n algebra expression				
* It is a grap	Rical representation				
of Boolean function					
* It is used to	digital electronics and				
computer science.	A CALL AND A REPORT				
* Simplify Boole	an expressions and				
minimize The number	of gates suguisted to				
Implement a logic o	ur cus t				

Two variable K-Map:  
A K-Map is made up of squares.  
A Each square stepsesent the 2° possible  
value  

$$n=1$$
  
 $2^n=2^1 = 2$  ( two values of square)  
(that is 0 2 1)  
A  
 $0$   $\overline{A}$   $A$   
 $0$   $\overline{A}$   $=$   $0$   
 $1$   $\overline{A}$   
 $K-Map$  structure for one variable  
Two variable K-Map  
 $X$  Two variables A,B and  $n=2$   
 $2^n = 2^2 = 2 \times 2 = 4$   
It has two variables and A squares  
 $0B$  the values  $0c, 0! / 10; 11$   
 $A$   $\overline{B}$   $\overline{B}$   $\overline{B}$   
 $0$   $00$   $01$   $=$   $A$   $\overline{B}$   $\overline{B}$   
 $1$   $10$   $11$   $K-Map$  structure for two variable  
Three variable K-Map  $X$   $X = 0$   
 $X$  Two variables A,B and  $n=2$   
 $2^n = 2^2 = 2 \times 2 = 4$   
 $A$   $\overline{A}B$   $\overline{B}$   $\overline{B}$   
 $\overline{A}$   $\overline{A}B$   $\overline{A}B$   
 $\overline{B}$   $\overline{B}$   $\overline{B}$   
 $\overline{A}$   $\overline{A}B$   $\overline{A}B$   
 $\overline{A}$   $\overline{B}$   $\overline{B}$   
 $\overline{A}$   $\overline{A}B$   $\overline{A}B$   
 $\overline{A}$   $\overline{B}$   $\overline{A}B$   
 $\overline{A}$   $\overline{A}B$   $\overline{A}B$   
 $\overline{A}$   $\overline{B}$   $\overline{A}B$   
 $\overline{A}$   $\overline{A}B$   $\overline{A}B$   
 $\overline{A}$   $\overline{B}$   $\overline{A}B$   
 $\overline{A}$   $\overline{B}$   $\overline{A}B$   
 $\overline{A}$   $\overline{B}$   $\overline{B}$ 





y=0001 +0101 +0111 + 0110+1100+1101+1111 ACO AB CO 00 01 10 11 00 0010 0000 000 1 1 1 00 0116 JABC 0101 0111-0100 + 11,1 ) BD 01 11111 101 1110 1100 + 1  $0^{\circ}$ ABÉ 110 1010 1001 1000 I option from a to 10 )\_\_\_\_ 1 ACO Y= ACO+ABC+ACO+ABC+BD Quire Mccluskey method (or) tabular Method \* Quire and E.J McCluskey developed an tabular method to simplify the Boolean expression. \* This method is ' called Quire McCluskey or tabular method. Example simplify the given expression using Quie Mccliskay Method  $f(a, b, c, d) = \leq m(c_{0,1,2,3,8,9})$ SOL + BOBA+C

14 102 stop! Chist all the mintorns in the binary form Binory representation Minterm 4 21 1 Int 1.22 mo 0 0 0 0 11 1 1. 1. 40 0 0 0 1 m, 0 0 1 0 m2 0 0 1 1 m<sub>3</sub> 0 0 0 1 mg 0 0 1 mg step 2: Arrange the mintering according to the Number of 15 and also split them Mirtern Binarcy Giroup Representation Number of 0000 mo 15 zero 6001 Number of 15 m 1111 0010 Zero mz 1000 m 8 Neumber of 0011 15 two m3 1001 mg step3: - compare each binary number with next kigher group. \* If they differ by only one position and put check mark

step 4: - Repeat step 3 for the resultant column and continue these cycles until no further elimination of variables takes place Mintorm Binary representantion Binary Mintorms representation 0,1 0 0 0 - 1 0,1,8,9 00 ----0/ 0,2 0 C 0,1,2,3 0 0 0 0 01 0,8 11 0 -0 1,3 11 00 1,9 0 1 2,3 D 8,9 0 1 step 5: - List the prime Implicants Prime Implicants Binary representation 1.10 C 0 0,1,8,9 0 0 6,1,2, 3 0 0 preime Implicant chat -step 6: - Form prime Minterm Implicants 1 Q 0 3 8 9  $\times | \times$  $\times$ 0,1,8,91  $\times$ S. S. W. 1 - 1 0,1,2, 31  $\times | \times | \times | \times$ 1 1 1 step7; Select dre Minimum number of primes that must cover all the minterms f(a,b,c,d) = bc + ab

15 Minimize the given more expression ening tabulation method  $F(n_1 n_2 n_3 n_4) = E(0, 5, 7, 8, 9, 10, 11, 12, 13)$ 501 Chin Intern step1: - List all minterms is the binary form Mintoren Binary representation C C mo 00 0 m5 1 0 1,01 0 m 7 1 0 1 I BEAL STAN 0 0 0 mg (FULLINE) 0 01 mg 0 10 1 MID 6 x 1 - $\circ$ 1 1 mII 10 1 1 m14 1 12 -111 1 1 MIS step 2: Arocange the minterms according to the number of 1'S Mintern Binary Group Representation mo 0000 Number of 15 2250 1000 m 8 Number of 15 0101 mis Number of 15 1001 mg 1-00 1010 m 10 011 1 Number of m 7 10 mII L 15 theree 1110 m14 Number of 15 111 ( m5 four

	-step3:- Compare each binary number with higher group						
	step 4 -	Repeat step 3	An a straight in				
	Min terms	Binary	Mintorm	Binary			
	0,8	-000	8.9 1. 1.	imprusantation			
	8,9	100	8,10,9,11	10 y Beth			
	8,10	10-0-		simily			
	5,7	01-1					
1	٩, ١١	10-1-	10,14,11,15	I - I - y Both I - I - similar			
	10,11	101_ ~		per et t			
	10,14	1-10		1.1.CVL			
	7,15	_ 1 1 ]		LL (CL)			
	14,15						
	step 5:	list +P					
	Dering						
	Implie	Cart-	Represente	Lion			
	0,8	71	Nr N3	N4			
in a start	5,7			0 112 13 14			
	7,5			7, 22 24			
	8,9,1	0,11	- 10				
	10,11,	14,15	1				
	P sta						
	To Juden			STALL D			
	YAR BIS		lan.				
2.4		使过行的第三人称单数 化二乙基					

ę

e r

lC prime Implicant Table step 6 :- Farm prime Min terms Implicant 14 15 7 11 9 10 0 5 8 1111+  $\times$ 1. 11 mar thur F 0,81 1 other X 1 1 1 officiale birth realt a det Mart 5,7 / MX IN IL X D 7,15 ×  $\times$ ×  $\times$  $\times$ 819,10,11. 1. 2. 1 10,11,14,15  $\boldsymbol{\times}$ × ×  $f(n_1 n_2 n_3 n_4) = n_2 n_3 n_4 + n_1 n_2 n_4 + n_1 n_2 + n_1 n_3$ Logic Otates all B. Digtal dimber to Graphic Name Truth Algebraic symbol Table -function 1. Input output AND F=ny 3 9 F 0 0 0 \* These outputp \* AND gate \* It is also AND gato isin 1 0 0 has two or called on more inputs high (1) Product gale 0 11 0 \* otherwise the output is low 6 10 1 ) e e act Littin F=x+4 1: Input HF 1 output OR 4x 4 F \* OR gales \* # 10 000 \* The output of two or C C OR gate is high 0 called on more 0 sun gate 1 inputs. CI). \* when any one of 1 0 the input is 22626 Righ l

Name	Graphic symbol	Algebraic Function	Trut	2 table
Invertor (or) NOT	x p-F	$F = \overline{\pi}$	Input	output
* only one input.	* Input is 0, then the output is 1	* It is called Inverter gate (or) Complementary gate	1	0
Buffer	T F	F=n	Input	F
Input.	* Input is 0, then output is 0		0 (1) 1	1 1
NAND * Two or t	n y y F	F=ny	Input N y O O	F
More and * combination of NOT+ AND gate	* The out put of NAND gate Righ only when one of the input is low	* It is also called universal Aate.		1 1 0
NOR * Two or more Apput * combination of NOT + OR gate	1 F y F * output is Righ when all inputs are low	F=n+y * It is also called universo) gate	Input 71 y 0 0 1 0 1 0 1 1	5 alpul - , - , - , - , - , - , - , - ,
Enclusive -OR CXOR)	M y ) K The output is high only when odd number odd number	$F = n\overline{y} + \overline{n}\overline{y}$	Input 71 y 0 0 1 1 0 1 1	output F=
	toph			

Truth Algebraic Name graphic Table function symbol output Input Exclusive F  $F = \pi y + \pi \overline{y}$ 4 n -NOR 1 0 0  $= \pi_{OY}$ (07) 6 1 6 6 Equivalance C C 5 11 L Digital logic Ramilies and their characteristics -Logie Pamilies 1 hours apprettay burgers a tap. Mos Loget Bipalar Logic Lamilies families \* Resistor - Transistor \* p\_ channel MOSFET (P-Mas) LOGIC (RTL) \* N- Chard MOSFET \* Diode Transistor Logic (N-MOS) (BTL) \* Complamontary Maspe \* Transistor - Transistor Logic CTTL) (CMOS) \* Emitter Coupled Logic CECL) Rosistor Transistor Logic (RTL) \*RTL circuit consist of Resistors and transistors of both input and output stage circuits in a NOR logic gate \* The Emitters of both the branistors are connected to a common ground and callectors of both transistors are connected through a common callector Resister Re

\* The commonly resistor Rc is 1×nown passive pullup resistor + vcc ERc RC -**^** Qr RC Q 2 B 2 input RTL NOR gate circuit diagram \*RTL gate input vallage corresponding to low level is required to be low erough for the corresponding transistor to be cut off

\* when the input vallage corresponding to high level should be high enough to drive the corresponding transistor to saturation \* when the both the inputs are low transistor Q, and Q2 are cut - off and the output is high

\* when the bath inputs are high transisto Q1 and Q2. are saturation and the output is low

\* The saturcation voltage, VCE (Sat) for transistor is approximately 0.2V, SO RTL gates low level output voltage is 0.2 #A Righ level output voltage is depends on the number of gales connected to the output.

18 \* The Number of gates connected to the ouput increases output vallage decreases Vy Transistor Transistor VA VB cut-086 Logie 1 cut off Logico Logico Saturation Logico cut off Logic 1 Logic 0 Logico Saturation cut-off Logic O Saturation Saturation Logico Logic 1 Logie 1 Logie 1 characteristics of RTL \* The speed of operation is low \* Far out is 4 or 15 with a switching delay of 5000 and fan in A \* poor noise immunity \* Elimination of base resistors in RTL will reduce the power dissipation \*sensitive to temperature \* The naise margin Broom Zaro to the thorshold vollage is about 0.5V and from vallage is only 0.2V one to the thorshold by rullow Vout 2 March La and the first of the start of the FALLS & LINE A ST & ST A DO 1 states an -> Vin Advantages of RTL:-\* Most simple digital circuit \* Minimum number of transistor are required
\* operation of this circuit very simple Disaduantage of RTL \*very poor Response time \* high propagation delay \*Power dissipation is thigh Diode - Transister Logie (DTL) \* The Logic gates are built with PN Junction diode and transistors. \* Hore dides are used as input components and transistors are used as output components PVCC \* The circuit consist of two inputs diode diode transistor A my Logic NAND gate Input output Bark Transisters \* when bath inputs are low diode A. and Dr conduct resulting 0.7V at pointx - VCC \*Q1 is cut off giving output vallage Vo=Vcc So logic 1. \* when both input are high of, and D2 are reversed biased. This causes the base current of transister Q1 to glow through RI, Ds, D4 and the base of the transistor \*The Diode D3, D4 we need increased Q1 vallage level to drive transistor in saturation this improve the noise margin for OTL

19 \* when any one isput is high (or) Low. Q, is cut off giving output the transistor voltage Vo=Vcc and logic ! · VCC y A B 0 0 Rc DI 0 1 0 1 Ο R D4 03 02 QI R2 output Inputs Transist -07 Diodes -A B D. 02 cut-off Forward Forward 0 C bigsed bigsed Reverse cut-off Forward O I biased biased cut - off 0 I Forwad Revense bloned bigsad Saturation Freihas Revence Reverse O bigsod bigsed characteristics: Pro pagation delay ... \* The turn off delay is considerably than the term on delay often larger a factor of 2(07) 3 \* The propagation delay of OTL is 2518 6권

Fanout :-\* A farout as high as 8 is passible with the DTL family because of the high impedance of the subsequent gates in input the Logic 1 state Fan in :-\*IL has a far is of & Noise Immunity:-\* The Noise Margin is high due to the additional diode \$4 connected in series with BI Aduartages :-\* far out is high \* power dissipation is 8-12 mw \* Noise immunity is good Disaduartages:-\* More elements are required \* propagation delay is more \* speed of operation is less Transistor Transistor Logic (TTL) \* Transister transister logic .TTL is nemed for its depende on tranister alone to perform basic logic operation \* There are many versions or families OF TTL 4 standard TTL High speed TTL Ly Low power TTL 3,58 0 Lyschhottky TTL

TTL have three configuration for outputs \* Multiple emitter transister \* Totem\_pole output \* Tristates output Multiple emitter transistor \*The two input TTL NAND gate input structure consists of multiple emitter transistor and output structure consist \* The transistor Q, howing two emilton toten pale output one for each input to the gate \* Q Diode D2 and D3 represent the Luio emitter base junction of a and 194 is Calloction base Junction +5V +5V R2 RI 4 K.J. Q3 A SH I S Q24 ÐI Q2 B QA Diode equivalent. for Q1 ZR3 not a month Two input TTL NAND gate

\* The input voltage A and B are either Low or high (+5v) and a second section of the second \*IB A and B are logic Low (A=0, B=0) diode drand dra are forward biased hence O2 and O3 Conducts and base voltage of a, is pulled Down \* If A and B are logic (A = 1 and B = 1) diode Dr and Drs are revene bigs making them off Input output A B Y 0 0 0 ۱ l 0  $\bigcirc$ Totem pole configuration:--5V 0-₹R, Rg 1 R4 1 A 63 B Q2  $7 D_{1}$ Qis Q4 R3 - Pale 161 all and a first of the

\* Tranistor Q3 and Q4 form a totem-pole such configuration is known as active pull-up (or) baten pole output \* It is produce low output impedance \* Q3 acts ors an emitter follower higher output or Q4 is saturated (Low output) \* Q3 is conducting the output impodance \* Q4 is saturated the output impedance is only Tor is only 12in the output impedance value is Low \* The propagation delay is low Tristate output configuration ! 15V R4  $ER_2$ R1 Q3 Q20 Contro) Viet 1 R R3 V - Lichiers output states \*Logic gates have two and logic 1 logic O

\* But the tristete or three state gale. as three output states \* A Low level state or logic o state,. when the lower transistor in the totem pole is ON and the upper transistor is OFF \*A high level state or logic 1, when the lower transistor in the tatem pale is OFF and upper transistor is on \* A third state when both transistor en totem pole are off. This provides an open circuit or high impodance state \* The tristate gate consists of an extra called a control input or enable input input. \* when the control input is logic 1 The gate perform its normal operation. \* when the control input is logic o the oulput gate goes to bristate or high impedance state

\* when control input is HIGH the circuit works as a normal Inverter.

\* when control input is Low both transistors are off and output is at high impedance states.

A ------------Y Control Control-3 = 2y = qinteriter

TTL characteristics Power dissipation: \* A standard TTL gate has an

average power dissipation of about 10 mw Propagation delay !-\* propagation delay is the time it takes for the output of a gate to change after the input have charged. Farout -\* A standard output can typically drive 10 standard TTL inputs. operating speed :-\* TTL is Faster than CMOS Advartage :-\* high speed \* propagation delay ions \* Moderate power dissipation \* Low cost \* Moderate packaging dansity Disadvartages :-\* Higher power dissipation \* Lower noise immunity \* Less for out. Emitter coupled logic (ECL) \*Emittion coupled logic (ECL) is a non saturated digital logic family. \*ECL logic pamily has the lowest propagation delay of any family and is used to very high speed operation. the output provide both OR and NOR functions. ast + Hos

\* Each input is connected to the base of transistor \* valtage lovel for Figh state is 0.8V and Low state is 1.8 V Vec RI R2 out 1 Vien ΓQ, - out 2 NBB=4VII SRE VEE If Vin is fingh \* The transistor is twend ON and Q5 is turned OFF \* The current in R1 glocus into the base of Q2 \* when input vallage Vin is thigh transistor Q2 is ON but not saturated and transistor Q2 is OFF IP Vin is Low :-\* when the input valtage is Low transistor Q2 is ON but not saturated and tramistor Q, is OFF. Emitter coupled logic OR/NOR gate: \* The circuit has two output y, and Y2. Ly, is OR leque Y2 is NOR Loque \* emitter fallowers med at output of difference amplifier to shift the DC Leve

VCC = +5VTA Ry 2 RCL  $T_3$ T, Y2 - V2 12 Rc4 ZRC3 VCC 5V output Transistor Inputs Transistors Y2 Y. T1 | T2 T4 T3 6---T1 B A 0 1 cut autopp Fictive Active cut off C 0 OBB. out Active cutoff cutoff Active 0 0 Active Active cut off cutoff Active G 8 autop Active Active Active cut off 1 0 1 chartachereistics'-\*IL is fasted of Logic families \* Transistors are not allowed to complete saturation and thus eliminating storage delay \*To prevent transistors from going complete saturation logic levels \*Naise margin is reduced and it is into difficult to actions 2000 noise immunity

\* suitering transients are less because power supply current is more stable than is TTL and CMOS circuits Advantages :-\* Faster Logic family \* Grood noise immunity Disaduantages :-\* power consumption is more complementary metal oxide semiconductor CCMOS \* CMOS circuit contain both NMOS and PMOS devices to speed the switching of capacitive Loads \* It consumes low power, and can be operated at high vallage resulting in improved noise immunity \*It consists of p-channel transistor and n- channel transister La alter offe Q Q V P When he wand have idear the end from the specifi n harris and = Inverter CMOS Logie circuit \* P channel device is VOD connected to source terminal · i Moorspill

\* And n-chand device is connected to the ground \* when the input is Low, Q1 is on and Q2 is OFF, output is thigh \* when the input is high Q, is OFF Q2 is Low, output is Low CMOS NAND gate:-\* A two input NAND gata Comirsts of two Ptype writs in Parcallel and two n-type units in series , VDD Q2 (p-channel RIpchand Y = (AB)'+ Q3 (N channel) B - Qq (N. charrel) CMOS NAND LOgic circuit \* when the input core low Q, and Q2 are ON, Q3 Q4 OFF and output in \* when the any one of the imput is high Low, the corresponding MOSFET Q1 or Q2 is ON, Q3(Or) Q4 is ON and out put is \* when the input are high Q, and Q2 OFF, and Q3 Q4 are GN and oulput tes Low

## UNTT-2

Combinational Logic circuit :-\* The combinational Logic circuits are the circuits that contain different types of Logic gates. \* A circuit in which different types of logic, gates are combined is known as combinational logie circuit. \* The output of the combinational circuit is determined from the present combination of inputs. and preevious input \* These are different types combinational logic circuits such as 4 Adder L) subtractor 11.1 Hacoder Dencoder L'Multiplener L) De-Multiplexer >> ) moutput > combinational n input variables 10 Logic million Variables / marine circuit block diagram of combinational logic circuit \* The combinational circuit doesnot have any backup or previous memory \* The present state of the arout is not affected by the previous state of the input alisting 13

A TELICE

Representation of Logic functions! \* Each individual term in standard Sop form is called minterm. and each individual therem in standard pos form in called man term \* In n variable logical function there are 2" minterms and 2" maxterns. Variable Minterm Max terms CI Mi mi A B ABC = mo 0 A+B+C=Mo 0 O 3 0 ABC=m,  $A + B + \overline{C} = M_1$ 1 0 1 ABC =m2 A+B+C=M2 6 0 ABC=m3 1 A+B+C=M2 ABC=M4 0  $\overline{A} + B + C = M_4$ 0 - -ABC=M5 A+B+C=MS0 I ABC=ML 0 1 A+B+C=ML A+B+C =M-ABC=M7 12 COST : Minterns and Manternsfor 3 variables Sum of product terms (SOP) \*Sum of product term is also called as seen of minterms \*If two or more minterms are combined with an OR Logic is soud to be sum of Prioduct (SOP) \* A minterim is a term of two or more variables which are combined with AND Logic.

FCAB, c) = AB + BC + AC Product Dorms Product of seem torms (POS) \* Product of sumtarmis also called as product of Monterms. \* If two or more manterens are combined with an AND Logic is said to be a product of sum (Pos) \* A marter is a term. of two or more variables which are combined with OR Logic  $f(A,B,C) = (A+B)! (B+C) \cdot (A+C)$ maning sum terms Micciae De Standard SOP form \* standard sop form mean the each of the product term consists of all variable of the function in either complemented form or uncomplemented form f(A,B,C) = ABC + ABC + ABC The Friday In Licam \* Here the function has three variables these three variables are present in each of the product terms either in complemented or uncomplemented converting SOP to standard SOP form: <u>step1</u>; Find the missing Lariable in each product

Step 2:-ANDing each product term by ORing the missing variable THE FERRY step3:-Expand the terms by applying distributive Law step 4:-\* Reduce the expression by omitting repeated product terms if any convert the given expression in standard Sop form f(A,B,C) = AC + AB-30 step 1: - Find missing variables + (A, B, C) = AC + AB = C missing steps: \* AND product term with ORing the missing variables f(A,B,C) = AC(B+B) + AB(C+C)Step 3: \* Expand the terms and recorder it f(A,B,C) = ACB+ACB + ABC + ABC = ABC+ABC+ABC+ABC step 4 \* omit repeated product torm · LABC+ABC=ABO f(A,B,C) = ABC + ABC + ABCStandard Sop form is will F(A,B,C) = ABC + ABC + ABC

Express the Ecolean function F(A,B,C) = A + BC in 9 standard sum of minterms 501 step 1: Find the missing variables FCA, B, C) = A + B C L) A is missing -> B and C missing step 2: - AND product term with ORing missing variables  $F(A,B,C) = A \cdot (B+B)(C+C) + B C (A+A)$ step3: Enpard the terms and reorder it =(AB+AB).CC+C)+ABC+ABC= ABC+ABC+ABC+ABC+ABC+ABC step 4: omit repeated product Lerm F(A,B,C) = ABC+ABC+ABC+ABC+ABC+ABC . ABC+ABC=ABC \* The standard SOP form 2 JA M FCA,B,C) = ABC+ABC+ABC+ABC+ABC+ABC and will england i sa standard pos form: \* Similarly to standard SOP form, The standard pos form means the each of seem term consists of all variable of the function is either complemented or uncomplemented sum term form ( Girler a) ( ) ( ) ( ) ( ) ) CA + B+C). (A+B+C).  $(\overline{A}+B+C)$ 34. H [ 81 ] . ( 1-1' f(A, B, c) =1 ( A 1 B 4 C ) produc 

the second se

Converting pos to standard pos forms:-Step 1:-\* find the missing variable in each sum term \* ORing each Burn torms by ANDing the step2:missing variables and its complement \* Enpand the torms by applying distribution step3:and recorder the variables in the Law sum terms. step 4: \* Reduce the expression by omitting respected sem terms convert the expression in standard pos form  $f(A,B,C) = (A+C) \cdot B$ 50 step1 - Find the missing variables f(A,B,c) = (A+c).B L) A and c missing Build Build Build minsing step2: ORing sum terms by AND the missing variable  $f(A,B,C) = (A+C) + (B \cdot \overline{B}) B' + (A \cdot \overline{A}) + (C \cdot \overline{C})$ step 3: Enpand the torm and reorder it  $= (A + C + B) \cdot (A + C + B) \cdot (B + A) \cdot (B + A) + (C \cdot C)$ = (A+C+B). (A+C+B). (B+A+C). (B+A+C).  $(B+\overline{A}+C) \cdot (B+\overline{A}+C)$ = (A+B+C). (A+B+C). (A+B+C). (A+B+C).  $(\overline{A} + B + c)$   $(\overline{A} + B + c)$ 



$$F$$

$$A = BC$$

IN SYAN BUTANIAL PLATAN

۰.

Ь 50 ABC JAD 00 10 01 11 10 GI 00 13 01-101 -BC 10 01 11 5 7 101 111 0 11 14 15 12 13 ACD 101 10 8 ٩ 11 10 Y = AD + BC + A BC + A CD . (20.1,0) + demorgants Law  $Y = (A + \overline{P})(\overline{B} + \overline{c})(A + B + c)(\overline{A} + \overline{c} + \overline{P})$ Logie diagram (110). (111) 11-A. B YCA, B, C,D) A B A. simplify and implement the following pos function using NOR gates €CA,B,C,D) = TTM (0, 1,2,3,12, 13,14,15) 100



ATB F=A+B + A+B  $= (A + B) \cdot (A + B)$ A A+B B Design a combinational circuit with three inputs and one output i) The output is I when the binary value of the input is less than 6 otherwise output is 0 (i) The output is 1 when the binarry value of the input is an eight Neimber iii) The output is I when the pinary value of the input is an odd Neurober i) The output is I when binary value of the input is less than b, otherwise output is Input output equivalent decimal value в C A 0 .0 0 0 0 1 0 output will be! 1 0 0 2 for the binary Value less thank 1 3 0 l 0 0 ( 4 11 0 1 5 0 ۱ 0 1 6 T 0 7

ABC 00 GI tre expression 10 A OIII 11 11-Cable G GA 1  $Y = \overline{A} + \overline{B}$ Draw the Logic diagram Y=A+B Not gate Y=A+B L-OR Grate A - tray Boo mape allo allo miline 1.2.53 1 111 1 01 L.L. La 12.11 A B 1. 8. 18 1 C Y=A+B En Alla and ii) The output I when the binary value of inputs is an even Number -oquivalant Input output decimal value A B 5 0 0 0 0 The even 1 C 0 1 0 221 2 1.7 Numbers 0 1 0 1 0,2,4,6, produce 3 0 C 1 I 4 the output 0 1 0 5 951 0 0 1 1 6 1 ١ 0 l 1 7 1 0 1

101 simplified the expression A BC CO 01 11 10 0 C 0 0 0 l y=c A Property at the Draw the Logie diagram Y=c Not Jate HUNI in the search d' . Larday ders14 22. 2. 11 |Y = CHL BUBLEN FOR iii) when the output I benasey value of the input odd Neimber - Input Equivalent output decimal. C B A Julue tite 1.1-0 0 0 0 0 1 1 0 0 The odd THURM 01 Number 1,3,57 2 0 10 produce the 3 1 0 1 output ! 4 0 0 l 0 and and in this in 5 0 1 1 B. Barr 6 1 1 2.1 0 my Onid. a als Tach hat \$15 \$ ... ſ 1 ( P. J. I. P. L.

TISALVANVILLAL CON

simplified the expression A BC OO OI 10 11 14  $\bigcirc$ 0 0 1 0 0 1 Y=C Draw the logie diagram Y=C Multiplexers \* Multiplex means Many to one A Multiplexon is a combinational circuit that selects binary information from one of many input lives into single output line. \* Multipler consists of 2" number of input lires and only one output lire 5 Multiplexer ) output 2 input 7 lines 11112 n selection lines Block diagram of Multiplener \*It has two different types LA: 1 Multiplexer 48:1 Multiplexer



8:1 Multiplexer:-\* A 8:1 Multiplexer has 8 input and three selection lines and single output line \* 23=2×2×2=8 (Imputs are (D\_-D7) selection Lines output So S2 S, Do-Y 0 0 0 To DI\_ 8:1 MUX ->Y 0 0 1 I. 0 output OXUN T2 0 DT  $\mathbb{T}_3$ 1 0 0 IL 0 1 1 IS-SI 52 1 ١ 8 T selection line IT7 Block diagram l 1 Treth Table Y= Io·SISISo Y=I, S2S, So Y= I2 32 5, So  $Y = I_3 \quad \overline{S_2} \quad S_1 \quad S_0 \quad Y = I_4 \quad S_2 \quad \overline{S_1} \quad S_0 \quad Y = \quad \overline{I_5} \quad S_2 \quad \overline{S_1} \quad S_0$ Y=I S2S, So Y= I7 S2S2S0 Hence overall output is  $Y = I_0 S_2 S_1 S_0 + I_1 S_2 S_1 S_0 + I_2 S_2 S_1 S_0 + I_3 S_2 S_1 S_0 + I_4 S_2 S_1 S_0$ + IJ S2 S1 S6 + IS2 S1 S6 + I7 S2 S1 S6 52 So Too TIO Iz a 720 JAR I5: T6 I7: logic diagram of 8:1 Mux

Application of Multiplexer:-\* used in Data acquisition system \* It is used in graquency Multiplening system \* It is used A/D and D/A converter \* It is used in time Multiplening system \* It is used in Implement Combinational logic It is mad in Data selector circuit De Mull-iplaxer: \* A DeMultiplener is a digital circuit that seccives information on a single line and pransmits the information on one of the several output lines \* It consists of one input line and n selection lines and 27 output lines 2" output line ) Domultiplexor, input 1 selection lines Block diagram of Demultiplexor \*It has two different ty pes 41:4 Denultiplener 4 1:8 Demultiplexer : 4 Demultiplexer:-\* consider a 1 to 4 demultiplexer whees has a single input (10) and four outputs (Ioto) and two selection line (S, and So)





Implement the following Boolean expression  
using a nuitable multiplexer  

$$F(A,B,C,B) = \leq (0,1),3,5|7,9|1|,14,15).$$
  
Tel  
KILE Tas 4 variable, we need a nultiplexe  
with 3 selection lines and 8 inputs  
Implementation table  
 $I = I + I = I + I = T + I = T + I + T + I =$ 

Decoder :-\* A decoder is a combinational circuit that convorts binary information from n isput lines to maximum 2" way unique output lines. \* Each output line will be activated for only one of the possible combination of inputs. \* Based on the number of output and input decoders can be classified as 1) & to 4 line decoder L) 3 to 8 line, decoder L) 4 to 16 line decoder 2 to Aline Decoder !-\* A & to A decodor consists of & inputs lines I, cend Io Input outputs II IO D3 D2 To 2+04 2002 inputs decoder 202 (output D1 00 inputs decoder 0 0 0 0 0 l 0 1 0 0 → @3 – , Io 0 0 0 1 0 0 & to 4 line decoder 1 1 0 O 0 Truth Lable Brom 2- 50 flire decoder Do = I Io DI=IIO  $B_3 = I_1 T_0$  $D_2 = I_1 I_0$ \* Do is active when the inputs II= Io =0. \* Di is active when the inputs II=0 & Io=1 \* D2 is archive when the inputs II=1 and Is=0 \* D3 is active when the inputs II=1 and Io=1
To 170.63 |T|11.1 i li ser della Falseral, all. · Do outputs DI D2 <u>`</u> Ø3 Logie diagram of 2 to 4 Line decoder 3+08 line Decoder (Binary to octal decoder -) Do -) D 1 - () 3 +0 8 inputs outputs Decoder I2 I hami ->.07 8 line Decoder +0 \* consider the decoder which as three input and eight outputs Inputs outputs Do D, I2 I. 02 D3 I, 04 26 25 DY 0 0 O in 0 0 0 0  $\bigcirc$ 0 0 18 11 0 0 01 Oc 5 0 0 0 0 0 0 G 0 l 0 0 0 l G 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 Ö 0 0 0 .10= 0 1 0 0 0 0 0 1 1=10I 8 0, 0 0 0 0 0  $\bigcirc$ 0 0 0 0=of brup 1=1 0 0 0 0 0 0.0 I=oI brup I=1 0

13 TI I7 Fo . L. . . K. Do=IZITO  $D_1 = \overline{I_2 \overline{I_1 I_0}}$  $D_2 = \overline{T_2} \overline{T_1} \overline{T_0}$  $A_3 = \overline{I}_2 \cdot \overline{I}_1 \cdot \overline{I}_0$  $D_4 = I_2 \overline{I_1 I_0}$ D5=IZIIJO  $D_b = I_2 I_1 I_0$  $-D_7 = I_2 I_1 I_0$ The state water all Logic diagram 4 to 16 line decoder -) 00 To 4 to 16 JOI puts out 11 deto der 20,5 4 to 16 line, decoder T. ONEE

Inputs outputs D, D2 D3 D4 D5 D6 D7 D8 D9 D16 B1 B12 B12 Br Io D.  $\mathbb{T}_3$ I2 I, ł С G. B G B B G l B O 0 0 11 .... 1 -G G C I l I ъ l I l ъ ð G ) 4 to 16 line decoder stouth Lable From Da=I3I2II DI DI=I3I2II DO DI=I3I2II TO  $B_3 = \overline{T_3} \overline{I_2} \overline{I_1} \overline{I_0}$   $B_4 = \overline{I_3} \overline{I_2} \overline{I_1} \overline{I_0}$   $B_5 = \overline{I_3} \overline{I_2} \overline{I_1} \overline{I_0}$  $B_{b} = \overline{1}_{2} \overline{1}_{2} \overline{1}_{1} \overline{1}_{0} \qquad B_{7} = \overline{1}_{3} \overline{1}_{2} \overline{1}_{1} \overline{1}_{0} \qquad B_{8} = \overline{1}_{3} \overline{1}_{2} \overline{1}_{1} \overline{1}_{1}$  $\mathcal{D}_{q} = \mathcal{I}_{3} \mathcal{I}_{2} \mathcal{I}_{1} \mathcal{I}_{0} \qquad \mathcal{D}_{10} = \mathcal{I}_{3} \mathcal{I}_{2} \mathcal{I}_{1} \mathcal{I}_{0} \qquad \mathcal{D}_{11} = \mathcal{I}_{3} \mathcal{I}_{2} \mathcal{I}_{1} \mathcal{I}_{1}$  $D_{13} = I_3 I_2 I_1 I_5 \qquad D_{14} = I_3 I_2 I_1 I_0$ DIZ = I3 IZI IO  $D_{15}=I_3I_2I_1I_0$ **I**3 T2-TI DAL L DOET 3 IL I, IO  $\mathcal{O}_{15} = \mathcal{I}_{3} \mathcal{I}_{2} \mathcal{I}_{1} \mathcal{I}_{0}$ 

4-BCD to seven segment Display decoder \* The seven segment display is normally eved for displaying any one of decimal digits 0+09. \* It has four inputs and CA, B, C&D) and seven output (a, b, c, d, e, g, a) \* The seven segment display as segments 9, b, C, d, e, g & a which is constructed as 6 C e seven segment display Segment. Digit. Display segment Activated F1 15 .: a,b,c,d,e,f 0 0 el la C) II Was 1. 164 b, Cov 1. C a, bid, e, q 16 9 e a, b, c, d, 9 3 10

4	Ь,С	., <b>f</b> ,_'	Ð /	γ - <b>λ</b> (- γ - γ)		6 - 14 - 15 - 27		f	2		11 1. 1		
5	a, cd, f, g												
	۹,	с, с	عـ, لا	e, f, g				f 2 0					
7	9,6,0						<u> </u> ь ]с						
, <del>8</del>	9, b, c, d, e, f, g							$\frac{\alpha}{4   9   5}$					
P	α,	bi C	2'/d	, f, <u>e</u>	(). <u>()</u> .	and a second	f-[]	a 9 9	٩		.		
digit	BCD Input s segment output												
1	A	B	C	0	Q	6	C	d	-	L	9	<u> </u>	
O	0	6	6	0	1	1	1	-	1	1	0		
₽ l	0	6	8	I	0	l	1	0	0	0	0	1.16	
62	0	0	11	0	1	1	0	1	1	0	1		
<b>4</b> 3	0	0	1	1	1	1	1	1	0	0	1	N.B.	
\$4	0	1	0	0	0	1	1	0	0	I	1	- 1944 - 1944	
65	6	1	0	l	1	0	1	1	0	I	1		
٩Þ	0	1	1	6	1	0	11	11,0	1	1	1		
87	0	ľ.	T	. (I	1	na galanta da galanta da	1	0	0	0	0	- 1	
<b>a c</b>	81	0	6	0	1	Ι	I	1	1	t	1	-	
9	1	0	0	- 1	t	1	1	1	0	1	1		
				n. 1									

۰,

Applications :-1. Bures in \* countar rejstem \* analog to digital convertor \* soven request display system ENcoder:-\*Encoder performs the inverse operation of decoder. \* Encoder is is combinational circuit that convertes 2 number of input lines to n number of output time \* Based on the Number of output and inputs it is classified to the 1) 4 to 2 line encoder abon 1, 8, to 3 line encoder L preiority encoder 3. bury 2<sup>n</sup>: n & input Encoder n output della date 10 Litz () contrad my E\_lencoder 18 1.511.00 4 to 2 line Encoder \* 4 to 2 line encoder has 4 input times and 2 output line \* Based on the A input it produces a bit output -> E 0 7 4 to 2 outputs Encoder Input JE, 4-2 line Encoder

Inputs outputs  $I_3 I_2 I_1 I_0$ EI EO I the strate 0 0 0 1 0 0. 1. 0 l Eo= II+I3 0 0 0 Jugak fix in 0 1  $E_1 = I_2 + I_2$ 0 0 7 0 1 00 0 1 1 TO TA TI IO + is  $E_0 = T_1 + T_3$ 1 221 outputs it also the  $E_1 = I_2 + I_3$ Sa - 21 . 4 01-1 Inputs Logic diagram 4-2 line encoder 8 to 3 line Encoder \* It have eight inputs (Ia, I, --- Iy) and three outputs (Eo, E, , E2) \* Based on the Eight inputs it produces a 3 bit output. Io. ----> E0 8 +0 3 111 )EI Inputs outputs encoder dained a lord off. Block diggram of 8-3 line Encoder N IGD any lines Chineker Encortor



priority Encoder:-ANTE \* It is a Encoder that includes the priority function. \* If two or more inputs are equal 1 at the time input housing highest lo priority. output Inputs DODID2D3  $\times$ Y  $\boldsymbol{\times}$ × × X ×  $\times$  $\times$  $\times$ Truth table expression can be Balean \* The simplified 1. 7.71 K-Map DEDI DIDI ,02.03 DOD X  $\times$ T 1 E - D2 01 LI  ${}^{\circ}$ DiDi () AI 0.0.00000  $N = Q_3 + Q_2$ VD3 y=23+0102 b Z= Do+D,+D2 +23 14-I 0] 

Dz D2. DI -Do -Logic diagram Binary Adder - subtractor \* sigtal computer perform a variable of information processing tasks. among that most Common functions are various arithmetic operations. \* The most basic and arithmetic operation is addition of two binary digits  $\mathbf{O} + \mathbf{O} = \mathbf{O} + \mathbf{O} +$ -lunthe o+1 = 1 Ficharty 1+0=1 all destruction to any 1+1=10 Half adder :-\* The half adder porform addition operation on two binary inputs and produce two binary output as a sum and carry bit Input | output outputs A inputs Hay - Sum Sum carry AB adder Carry 0 0 0 B 0 0 1 C 0 C I  $\cap$ 

AB 0 0 I 0 0 0 1 6 0 1 ī 0 K-Map simplification Sum = AB+AB Carerey = AB -A-BB B A al and to En-OR Sum A=B Carerey= AB GUNA diagram for half adder Logic -ull Adder :-\*The full Adder pergorms addition operation on three binary inputs and produce output as sum and carery bit oulputs Inputs A. Sum Carry Sum Full AB Cin B Adder - carry 0.0 0 Cin-0 0 0 6 ۱. 11.911 1213 Logic symbol 6 0 1 O 1 0 0 1 010 1 0 0 1 5  $\circ$ 0 1 0 I 0 1 ۱ I

18 K-Map simplification 1.611.5 BC: 00 01 11 BCin 00 10 00 OLILI 0 (1) $(\mathbf{1})$ 0 0 0  $\bigcirc$ 0 1 0 2 0 3 0 1 2 1 l Ì 0 0 (1)0 Sum = ABC: + ABC:n + ABC:n carry = A Cin + AB + BCin +A BCin A Cin Ÿ₿ · マさ A SUM Lin Caling betractor -Half \*A half subtractor perform Subtraction on two binary inputs and produce two binary output as Difference and Borrow D Coifference) inputs half subtractor -Br CBorrow Joutputs









Synchronous sequential circuits sequential circuit \*In sequential logic circuit it consists of combinational circuit to which storage elements are connected to form a feedback path \* The storage elements are capable of storing binary information either 101 \* The information stored in the C memory elements at any given dime the present state 4 5 m - 1 3 . 1 \* The present state and the enterna arcuit determine the output and the next state of sequential circuits Combinational continues outputs Inputs - elsichings m Circuits nent 1 state Menory Elements 1-1 92 91 1-1 present state a life of ha No. 1901 1. 1911 block diagram augmarta adr. \* The output variable depend not only on the present input variables but also on the past firstory of input Variables

Comparei ston between combinational and sequentia circuita combinational logue Sequential Logic: \* The output variable \* output variable at all times depends depends not only on on the combination the present input but also depend upon the of input variables past Fistory of input \*Memory einit is \* Momore wit is not required required to store the past firstory of enput variables 1111 1. (CIL)I. \* slower than combinational \* Faster in speed Circuit 51 . . . \* Hard to design \*Easy to design handes de antes · · · · · En:-2n '-Adder shift Registers Parity generator Countars Magnitude comparator Types of triggering! \* The output of a flip flop can be changed by bring a small change in the input signal Ind \* The small change can be brought with the help of a clock pulse or commonly known as trigger pulse.

\*when such trigger, pulse is applied to the input the output changes and thus the glip. plop is said to be triggered. \* Flip glorps are applicable in designing countors or requisions which stores data in the form of multipit numbers. \* Such rogistors need a group of, flip glop connected to each other as sequential circuits. These saquential circuits require trigger pulses. \* The number of trigger putses that is applied to the input of the circuit determines tre number in a counter \* A single pulse makes the bit Move one position when it is applied onto registar that stores multi but data \* there are four different by pes of pulse triggering methods 1) High Level Triggering 2) Low Level Triggaring 3) positive : Triggering 4) Negative Triggereing High Louel Triggering: \* when a glip glop is required to respond at its high state a high Level

triggering methods is ened \* It is mainly identified Brom the straight load grom the clock input Triagerson Level Clk , la un april frank aig de st istich anta a state a state Low level triggering: \* when I plip glop is required to respond at in Low state 9 Low level e. Linn triggering method is used \* It is mainly Identified from the dock input lead along with low state Indicator bubble. and a scheren acter atula tali II and and and all a cik Triggers on love lovel ere harred the set of clock ) positive edge Triggering: \* when a plip plap is required to seespond at a Low to high transistion state pasitive adge triggoring method is used Josed IK It is mainly identified from the

a triangle clock input lead along with Tolgoous on this ge of the clock Q > CIK Q 24.120 6 Negative edge Triggering :-When a Blip Blop is required to respond during the high to Low transistion state a Negative edge triggoin attrad is includentified from the method is ince clock input lead along with lows to state indicator and iteriongle Athis edge of the clock - OCLK · black 2. pulse () In (D) Q SR Latch uning NAND gates:-\* The SR Latch can also be implemented ersing NAND gates \* The enput of this Later is sand To understand how this circuit fundion recall that a low on any input to a NAND Gates Borces iets output high als had a file a land All of the office of the state of the state of the state of the Sharpine (test. p. a.f. t. and I survey Christen and China



Input changes and mill to the input \* A Latch that is sensitive only when an enable input is active ortan 🐴 \* Such a latch with enable input Known as gated SR Latch \* The circuit behaves like SR Latch \* It relais its precious state when when EN=1 ENIO S. Csel) S Q EN' EN G R R (Reset) table of gated SR latch \* The elizeth is shown below Qn+11 State Qn R S EN 0 O 0 0 No charge 175 3 ) 0 Marrie 1.10 1. 0 CNC) ( ). 0 . . 0 - 1 5 1 0. Reset 1 0 1 2 11 1 1 1 0 0 Set 0 ( 1 0 . J 101-1 101 1 . Q × Indeterminate 1 A FI × 1 . Track I \*. 1.1.0 I 0 0 × × O NO charge(NC) 1 I O × ×

\* when sis high and R is Low, a high on the EN input set the Latch \* when s is Low and R is thigh a Fright on the EN input sessets the Latch P arrival S. M. Lord MP. its the the 11122-15 R. EN-Q. 11 =1-SR flip flop :-\* The S and R input is of the SR Blip Blop are called synchronous input because data on trese inputs are transported to the flip flop output only on the triggering edge of the clock \* The SR later circuit similar to pulse of 1 of1 si glip glop but enable signal in seplaced by clock pube \* The positive edge of the clock pulse, the circuit responds to the S and R inputs

5 and a los primi & all the SCSet S-Q CIK CLK R-G - Q RCROSol) Logic SR Blip Blop \* when - S is high and R is Low the a output gas high on triggering edge of the clock pube and flip glop set \* when sis Low and Ris Righ, the Q oulput goes Low on the triggering edge of dock pulse and flip flop is Reset \* when sand R is Low output does not change from its prior state An invalid condition enists when both S are high with which an all !! and R Stale Qn Qn+1 .R S CK 0 C 0 0 No charge The Balle Original and the Cherry Cherry 0 Ci D. Reset 1221 3-12 OI a a di Talana 1 Sell Ora a list in March O mande to store 2. 1 Set 1 0 1 Saul apodol x 1120 0 X Inderminale 1 . ( bar. 1 . fin ) 2 1 × 1 \* Traith table SR glip flop

\* The timing diagram of positive triggod SR plip plop is shown below 5 1.6 4 CLK 2 S Rath and with Land Stratt aline. A LEYS ST المراجعين المراجع المراجع والمحرج والمحرج Litera in the state of the Q -Q: - Histor and barred with mining Input output wave form of SR Blip Blop en als provis provide las D Z Latch - with dente \* In gR Latch, when both enperts are Same (00 or 11) the output either does not change or it is invalid \* In many practical applications these input conditions are not reaquised \*These input conditions can be avaided by making them complement of each other \* This modified SR Latch is known on & Latch or Delay Latch

Ð. S Q Ð EN Q EN Q a R Legic D-Latch symbol \* A input gass directly be the S input and its complement is applied to the R input \* Therefore only two exput conditions enists wither sto and R=1. or S=1 and R=0,1 stugate builder ligness Qn Qn+1 state EN D Reset X Oldar 1 0 1 4 Set  $\boldsymbol{\times}$ L X an No change CNE O \* Q output follows the D input For this seeason to latch is called transparent latch \* when is thigh and EN is thigh Q gas high when Q is Low and EN is high a goes low 鸡 中山子 \* when EN IS Low the state of this later is not affected by the D-input

Ð EN Q 1=11is its was players a fill. 12/152 1 Lis D plip flop insing NAND gates:-\*Like in D Latch in D Blip Blop the basic . SR flip flop is used with complemented inputs \* The O flip flop is similar to O Latch except clock pube is used instead of enable input Ð\_\_\_\_ 9 Q 17.60 CP-Li externs WILL TIME \* To eliminate the undesirable Condition of indeterminate state is the RS flip flop is. to ensure that input s and R are never equal to 1 at the the is the internet in a second Same time \* This is done by D glip flop. The 19 plip flop has one input is called

delay input and clock pulse input \* The splip glop using SR glip flop Fild Bul and the show below arthy Fos Bo IS Q Ð CP Q 7.28 . 24 trely a still CP- $\rightarrow$ SV1-RILLIG D. Charles M. Sal using se plip graphic graphic symbol dodr Bas Qn+1 state 0 1.1.1 Reset 0 01 1011 Set 0 X Qn Nocharge \* The timing diagram of positive edge triggered & plip flop in shows below in the first CLK 135 1. 1. 1. 1. M. Ø Q'III 111 \* Looking at the truth table for D flip flop we can realize that Qn+1 quection follows the of input at the positive going 'edges of the clock, pulse

characteristic table & characteristic equation × The D plip plop shows The next state of the flip glop is independent of present state since Qn+1 is equal +0 19 \* This mean that input pube will transfer the value of input & into the output of the flip flop independent of the output before pube was applied 29 Qn+1 Qn B Qn 0 0 G Ο 101 0 1 0 1. 2. 2. 3. 1 0 11, 0 0000 1 11 5.  $Q_{n+1} = D_{n+1}$ TIX flip flop:-\* J. K Plip flop has two inputs J (set) and K (Reset) \* A JK plip flop Can be obtained -prom the clocked S-R flip flop by Augmenting two AND gates \* The data input 5 and output Q are applied & the first AND gale and its output (JQ) is applied to dre Sinput of SR glipglop.

\* Similarly the data input 17 and the output à are applied to the second AND gate and its output (Ira) is applied to the R input GR - glip Blop athing shalo in LQ J \_\_\_\_\_\_. Q K H CLK that they are CLK G ALL Kange R: 🔆 har set J wing SR. 11/2 and I with of plip plop is Ted Ken Elter There and All and All ALL SIL d lind . ゴ 120 0 210 CP Q k her for graphic sembol J=K=0 \* when J=K=0 both AND gates are disabled. Then clock pulse have no effect hence the flip flop output is provious, output, driminal ant to  $J = 0 \quad k = 1 = d \quad (1 + 1) \quad (1 +$ \*when J=0, and K=1 AND gate is 1 is displed s=0 R=1 This condition well Reset the flip flop to zero

J=1, K=0;-11 1000000 \* when J=1 · and IX=0 AND gate 2 is disabled ... is S=1 R=0 therefore the glep glop will not on the application of the clock pube J= K=0 :-J=K=1 it is possible to set \* when resit the flip flop or \* IR Q is Frigh AND gate & Passes on reset puke to the next clock 9 \* when a is low AND gate 1 passes on a set puke to the next clock \* Either way a changes to the complement of the last state is toggle Togque means le switch le the opposite A. 1) state. Truth Table' CLK Inputs outputs state Qn No change  $\circ$   $\bigcirc$   $\circ$ I erel a la Reset The way of Case Is provide - Mr. and Set Light Later or all price Qn Toggle \* The timing diagram of negative edge driggered JK flip flop is shown in below Lines States in a non the roitik and a standard lash to a ore

CLK 3 k Q ... output wave form of Jk Blip Blop \* The characteristics table for JK flep characteristics table '-Blop is shown in the below. \* From the bable & map for the next state transistion Qn+1 Can be drawn and \* Logie expression which represents simplified the charactoristics equation of JK Blip flop Qnti 1~ J. Qn 0 0 0 0 0 0 0 0 Θ 0 6 D 141 16, 3241 ist. . . a solla alle II.O 12.1 i Bar All characteristics table

JK 00 11 10 01 Qn 0  $\bigcirc$ 1 1 D D Qn+1=JQ+KQ Master slave JK plip plop \* A Master slave plip plop is constructed using two separate JK flip flops \* It is don the first flep flop is called the mostar \* It is driven by positive edge of the clock parkse \* The second glip flop is called \* I'le is driven by the regative slave edge of the clock pube. \* The logic diagram of master slave JK plip plop is strown below 5 °Q Q CLK -G K K Logie diagram \* when the clock putse has a the edge the master acts according to its JK inputs but the slave does not

10 daes not sees pond. since it sequises a regative edge at the dock input \* when the clock input has negative edge the slave flip flop copies master outputs \* But the master does not seespond since il requised a positive edge at its clock -enput Q CLK k ->• slave Master of E. H. B. Marker Pake Sign S T\_ plip plop:-\* The T(Toggle) plip plop is a modification of the JK Blip Blop. \* It is obtained from JK Blip flop by connecting both inputs of J and K logether ie single input \* Regardless of the present state the glip Blop complements its output when the clock pube occurs while input T=1 Addition and the state of the




step3: - Draw the circuit of D Flip flop using se flip flop S Э Q G R A glip flop ining SR glip glop SR flip flop to JK flip flop:-: Draw the characteristics table of step 1 JK glip flop and excitation table Of SR flip flop Excitation table Characteristics table R S Qn+1 K 5 Qn 0 0  $\times$ 0 0 C 0 0 0  $\times$ ) O 1 0 1 O 6 1 0 1 0 P 1 1 0  $\times$ 0 0 1 0 6 G 1.1 X 0 1 0 110 0 O step 2: \* obtain simplified expression for s and R in looms of JK and Qn using k-map

Leger provides and also a size fait K 5 00 01 11 10 00,01 OLD ON NO Gn × × 0 0 0 0 O 0 41 1: 11 1 11 0 1 1 14 X 0 / 0 0 11  $\bigcirc$ S=QnJ R=Qnk step 3: Draw the circuit of JK glip glop 6.DE & Gundes Million i he Q S CLK k Q R Q D flip flop into a Jki flip flop. stop! Oraw the characteristic table of Jx flip flop and directation table of D flip flop as shown in the table charactedistics teeble [ Encitation table Qn+1 5 Qn 0 On Ohin 6 O she st. G GIAND 0 1 0 C 0 0 1 1 0 0 0 0 0 1 0 1 0 1 0 0 1 l · ()

I DALIMINILL

step ?: obtain simplified expression for to in tooms of Qn and using K-Map JK60 01 1) 10 Qn 0 C 8 1  $\overline{1}$ 0 0 - - - $D = \overline{Qn} J + Qn \overline{k}$ Draw the circuit of Jk flep flop ersing a flip flop Q 0 Q к-CLK-Q JK flep flop ensing & flep flop JK flip flop to SR flip flop :-: Draw the charactaristics table of SR fly plop and excitation table JK flip flop step 1 charactoristic table Exitation table  $Q_{n+1}$ 5 S R) K Qn 0 C 0 0 × 0 0 0 1 0 0 × 0 6 1 1 1 X 0 1 X 1 X × 1 0 D 1 × 0 0 P × 0 l 6 1 1 x 0 1 × J × ×

CONTRACTOR OF THE PROPERTY OF

13 step?: obtain the simplified expression Bor JK interms of Qn and SR using K-Map SR 00 10 SP 00 01 11 Qn 1 - - - -0 01,11,10;17 × 1. . 0 X C° 0 NIA  $\times | \times | \times | \times |$ AL JIER SEC K = Rstep 3 ! Draw the circuit of SR flip flop ering JK 1.0.1. -) (2.0.) S \_ 5 Q CIK\_ age 1 265 1 CT 1 Jack march 0 Harry Links  $R \rightarrow Ic$ Modulo - N' counter:-) - d. .... Step 1: Find the Number of flip flops required and a later and the new man S. 14 , , , ) / N > Number of Blip Blops n -> Mod Neember steps: with Excitation telle respective flip flop step 2: Actornine the transistion table ersing the given condition and excitation table of the flip flop step 1: find the simplified enpression for flip flop input using K-Map

Step 5 : Implement the logic diagram for Expression Design a synchronous mod 6 counter eising clocked TK plip flop Mod-b counter means it has b states of counting sequence that is the counter that count the value from 000 la 101 in decimal 0 to 5 Count= 600 - 001 - 010 - 011 - 100 - 101 - 000 state- 1 2 3 4 5 6 4 step]: - Find the Number of flip flop required 1 - 1 condition a" >'n 2 N 26 indication in alubrid (前王)子 (前)子 8-26 N=3 (Three JK flip flops are sequired) step 2: weite an Excitation table for Jr Rlip Plop Qn Qn+1 Di K X  $\bigcirc$ C 0 Shatal collection to all all with x 1 10 Langerpi - 6 China - 21 . ... Profile of Lee All Klog X 0 (1) (4) (4) (4) - pomi-it the bury of the poly of the poly EL CHANG

14step 3: actermine the transistion table Present Nent state Flip flop Input state Qa QB QALI QB+1 QC+1 QC JA KA KB JC KC JB G 0 0 0 0 1 O 1  $\times$ 0 × × 0 0 1 G 0 1 × ×  $\times$ 1 1 0 0 1  $\boldsymbol{\lambda}$ O 0 0 1 1 × 0  $\times$ 1 0 1 L L J  $\bigcirc$  $\times$ × 0 1  $\times$ 1 1 O 1 0 1 0  $\times$ 0  $\times$ 1 0  $\times$ O 0 X 0 1 X 0 1 X0 l 0  $\times$ X × × ×  $\times$  $\times$  $\times$ × \_ 1 ×  $\boldsymbol{\times}$ ×  $\times$  $\times$ X × ×  $\times$ step 4: find the expression for flip flop moninal monopeters M For JA KA For QBQC QBQC 1) 01 10 QA QA 10 00 11 01 0  $1^{-1}$ x  $|\times$ 0 0  $\bigcirc$  $\times$ × C L ! × ' 1\_1 0  $\times$ × ×  $\times$ , 1  $\times$ KA = Qc JA = QB QC For JYB For JB QBQL QB QC 01 10 11 QA QA 00 00 01 11 10 ľ × 11  $\boldsymbol{\times}$ 0 0 × 1× 1 ) 0 0 1- $\boldsymbol{\times}$ × 0 0 X 1 X 1 × JB= QA QC KB=Qe

For KC For JC QBQC QBQC QA DO 01 11 10 60 11 16 X 1× X 1 1, 11 0 × 0 ) '× X 1  $\times$ 15 XÍ  $\boldsymbol{\lambda}$ XI 1---C Kc=1 JC =1 step 5: - Implement the logic diagram of the counter logici Ør QR QB Qc JB Q Je Ja 🍚 Q<sub>A</sub> QC QC Kc ac HB QB QA KA QC CIK Logie diagram of Mod b synchronous Counter Design a synchronous Mod 5 counter using - plip flop: \* design a counter using - plip plop which court from 000 to 100 indecimal o to 4 000 - 001 - 010 - 011 - 100 - 000 step 1' Find the Number of flip flops sequired condition 3N >n  $2^3 \ge 5$ & N=3 ( Three T plip plops required)

15 encitation table for T step 2 :weil an Blip Blop Qn Qn+1 T 0 C 0 0 L 0 1 step 3: - Determine the transistion able present state Nent state Flip flop Inpects QA+1 Q B+1 QC+1 TA TB Te QB QC QA 0 0 0 0 0 1 0 B 1 0 6 0 1 0 O 1 0 0 1 1 1 0 0 0 0 0 0 1 1 l 10 32 0 113 0 0 3 1 1 Ø 0 X X 1 10 0 ×  $\times$ XV X  $\boldsymbol{X}_{\boldsymbol{u}}$ ×  $\times$  $\boldsymbol{\chi}_{\mathrm{max}}$ X 0 ×  $\times$ ×  $\times$ X  $\times$ ト find the enpression gar glip flop Inputs step For TB PBQL OD For TA QADOG 011 11,10 QA 01 10 9 0 0  $\begin{bmatrix} \overline{I} \end{bmatrix}$ 0 0 0 X 1 0 XI × TA = QA + QBQC TB=Qc 1 . . (

and the second of the second s For Te QBQC 11 00 01 QA 11\_\_\_\_ 0  $\times$  $\times$ l  $\times$ 0 Implement the Logic diagram step 5 at a first to the QA QB QC TB 9c ac QB QA To  $Q_{c}$ QA Qc QB QA CLK -Logie diagram of Mod 5 counter using ON: T plip Blop Derign of a synchronous most b courted using clocked SR flip flop \* Design counter using se flip flop which court from 000 to 101 in decimal o to 5  $000 \rightarrow 001 \rightarrow 610 \rightarrow 011 \rightarrow 100 \rightarrow 101 \rightarrow 000$ step 1: Find the Number of Blip Blops required 9NZO 2326 Three SR Blip Blop med

an excitation table for se step 2:flip flop Qn Qn+1 SAR 0 0 × 0 0 1 0 0 1 1 0 × step 3: determine the Excitation table present state Next state Flip glop Inputs QA+1 QB+1 QC+1 SA RA SB RB SC RC QC QA QB C 0 0 J 0 0 X × 1 0 0 0 0 0 6  $\times$ 0 1 0 G 1 . 0 1 0 × X 0 0 0 W.L. 1 0 1 0 O 0 l 1 0 0 0 ŀ 0 1 1 1 3 0 0 00 1, 20 0 × 0 × 1 0 1 6 10 6 1 0 0 1 0  $\times$ 0  $\times$ 1 X 1 0 ×  $\times$ X  $\times$ × × X X X 1 × × ×  $\times$  $\times$ × × Find the enpression for flip flop step 4:-Inputs QBQC FOR SA REQC FOT RA 10 00 OIL QA 01 00 11 10 QA X 7-1 O X OX. 0 0 O O × 1 0 X x D X × willing B Land in the RA= QB Qc SA=QBQC is to contrary !! plust minut a .

For SR For RR QBQC QBGC QA 00 0,01 \_\_\_\_\_ 10 11 10  $|| \times |$ 0 G × 0 1, 1) Θ 0 6 1 0 × × X 0 × × 1 RB=QBQL SB = QA QC For Rc For Sc GBQC QBQC 00 01 11 QO 00 01 10 10 11 00 11 0 0 6 11 /  $\circ$ 11 6 8 14 X × 1 × 0 0 11 1 × Sc=Qc Rc=Qc step 5 : Implement Logic diagram QA QC QB QC SB Qc SA Qß Q a QC QB Qc Qo RB QA RA Qc CLK Logie diagram of mod 6 counter eising SR flip flop shift Registers'-\* A requister capable of shifting the binary information held in each cell to its neighboring call, in a selected direction called shift register \* The logical configuration of 9 is shift requister consists of a chain of glip flops in carcade

\* In shift reagistor the output of one glip glop connected to the input of I filler sals priser about 1 nort flip flop \* All plip plosp scereive common clock putses which activate the shift of data from one stage to the next stage - 13 AQ Terpen:-\* Thore are gour types of shift requisters namely Ly sorcial In sercial out shift Register (SISO) > Serial In parallal out shift Register (SIPO) > parallel In serial out shift Register (PISO) parcallel In Parcallel out shift Register (PIPO) J J Data In Data In -> (--) Data -) out In BEA BARREN parallel In-social ill Serial In - serial 1 121.50 Date In -+- (-- (-+ (-+ (-+))) Th to the state of th Date out Parallel In-Paralle Serial In-Parallelout Sorial In serial out shift Register (SISO) \*SISO Receives input Data as single bet in serial and produces the stored Information on its single output also in several

\*Data may be shifted in right side as well as left side \* Data may be shipbed left ewing - shipe left Register and shifted right using shift Right register. Dout QA Da OL DL QR De A VEYB. A. D Com **a** < Alonia shift Laft Register issteri, Q1 1 1 10 Din DA) OGA DB QB Dc Qc 0 out A B C minimum lall shift Right ragister \* The clock pulse is applied to all the glip glop simulaneously \* output of each glip glop is connected to & input of the glip glop at its itself \* Each clock pute shifts the contents of the register one bit position to the left 1 \* four bit binary number 1111 into the Register, begining with the left most puls \* Initially Register is cleared so RARB QC QD = 000

Clock Serial QC GB QA QD perhe J/P data 0 0 C 6 0 G 0  $\circ$ 2 0 3 4 Sprial In parcallel out shift Register :-\* In this case the date bet so are entered into Register in the same marrow ien parcalla as serially but output is taken \* once II data are stored each bit appears on it respective output line and all bits are available simultaneously 1.6. J.H. ... J. F. .. Je Data 100 Q DB QB De Qe QA DA input los-CLK Children QB several In parallel out h Minut rafigt Register A The data is each stage after each clock putre is shown in Table below kie int 1

parcallel Inputs Shift rovia Data Pube QC QA QB Inped QD O O 0 0 C  $\bigcirc$ 1 0 0 9 0 0 3 C 4 parallel In social out shift Register." \* Fart a register with parcellel data input Register bits are entered simultaneously into their respective stages on parallel lines \* Thore are gour input lines XA, XB, XC XD far entoring data is parallel into the Register \* SHIFT/LOAD is the control input which allows shift or loading data operation of the register \* when SHIFT/LOAD is low gates Gr, , Gr2, Gr3 are enabled allowing each input data but to be applied to is input of its. respective \* when clock pulse is applied to the glip glop flip flop 1 0=1 11 GET and 19=0 will RESET \* when SHIFT/LOAD is high gales GIIIGILIGIE are disabled and gates GIAIGIS CIL aste enabled \* This allows the data but to shift Right from one stage to rent

B- MB- VIII **A** ,c B DA QA DE PB G<sub>D</sub> 00 DC QC Date out A B Parallel In secial celt shift Register CLIKAD Parcallel IN parcallel out sheft Register:-\* Data Inputs can be shifted either In or out of register in parallel form \* A, B, Cand of are the four parallel data input lies and QA, QB, QC and QD are four parcellal data output dines \* The SHIFT/LOAD is the control input that allows the four bit date to enter in parallel or shift the data socially. \* when SHIF/LOAD is low gates Gri through G13 are erabled, allowing the data. at parcalled input to Dre & input \* when clock puble is applied the Blip Blop, with D=1 will SET and D=0 Will RESET the provident of the provident

And other and

SHIFT/LOAD B De Qe Bro- Qo A QB QR AG QA 1.1 П B C Ð CLK QOII) ALKINGS I QAY TUS LING pareallel In pareallel out shift when the Register i belin in the billion Application of shift Register: Ly serial and parcallel convertor Ly parcallel to social converter L) Delay lino L) shipt Register counters L' requerce generator La sequence detector -) serial adder / subtractor Compare moore and mealy circuits \* In synchronous or clocked requested circuits clocked flip flops are used as memory elements, which charge their individual states in synchronism with the porciodic clock right

the change is states of flip flops and change is state of entire circuit occurs the transition clock signal \* It is classified to the two model Ly moore circuit [ 0/p depends one the Present state L) Mealy circuit [ 0/P depends on both present of the flip floop & inpert Moore circuit \* when the output of the sequential circuit depends only on the present state of the glip glop. 1 Top Block and St. I/P Nent state Mamore →°/P Cambinational Elements - Combination 1 egic 1 - Coxin h. Moore Model pulse is applied \* It varies in synchronism with the dock input Mealy circuit:-\* when . output of the sequential circuit depends on both present state of plip plops and inputs of requestid circuits is reported to mealy circuit \* changes is one input within the clock pulses cannot affect. the state of the flip florp.

\* How ever they can affect the output of the circuit \* Due to this input vareiations are not synchronized with a the clock the deviced oulput well also not be synchronized with the clock and we got false output \* This galse output can be eliminated by allowing input change only at the action transistion of the clock March - Line oulput NE 10 Dister > Nent state Memory Elamont Logic combinational Legic Mealy Circuit To readuce tre number of state following state diagram 1/0 0/0 0/0 1/0 0/0 1/1 1 41.61



UNIT-4 mout washing of circuit is An Asynchronous sequential by the Ballowing encitation described and output function  $y^{+} = x_1 x_2 + (x_1 + x_2) y$  $z \ge y^+$ 11 a) dreaw the logic diagram of the circuit b) Descine the transition table and output map 100 10 × 2 diagram a) Logie \* 2×2×2= 8 1/P han rige for the or - Hua an Lat 3/41 XIX2 X 1.2.1  $X_2$ (X1+X2) ) [ (1) ) ( >Y+=XX2,+CXHX2)Y (& 1+×2)y X1=0 X1=0 Y=0 Y=0 State Lable minily Stal o/p present state will went state Unstable Y+ = Y = stable y+ XIX2 Y y+ + y = unstable Sub ) 0 0 0 C S O C 0 1 US 0 0 1 O S 0 O 1 1 110 S 6 0 C S 0 1 S 0-0 60 1 US 1 S 1

Transition Map 71,X2 Set in Comme 00 01 11 10 4 00 0 0 0 1 1 1 1 11/ 6 1.3 ) ( . . . . . y+ out put Map YXIX2 annysqu'in nigers. . . . . . . 00 61 10 1) 0 1 -5 0 NO. 10 Arts 1 1 1 1 : OP 11113 8 111 1 123 An Asynchionous sequential circuit in described by following excitation and output function  $B = (\overline{A}, B_2) B + (A_1 + B_2)$ C = Bi) draw ere lagie diagram 2) Draw the transition table and octput Map solution i) Logical diagram (A, B2) B B2-В B (P1+B2)

9 table 2) Transition Stable/ E 0/P Nent state unstable present state Y=Y=)steele Y = Y = ) Unstable B2 A, B B 0 0 Ş 0 0 0 0 6 V. D. C. 1 US 0 0 US 0 0 ۱ S 1 S C 17 0  $\cap$ 0 US 1 0 Puph P N'N 16 US 1 ( 0 1 I N 1 S 1 tabile in M Transition AIB2 00 0,1 iUN 11 10 B U\_ 1 0 0 0 PIRK (0) l 1 0 ) ( output Map 1 holds Nr. 411 AB2 11 01 VIO B 00 6 0 1 1 0 1 Consider the following asynchro circuit and draw maps sequential and state table fable ransition SI UNI



Map for y Map for Y2 y127 10 16 4, 11\_ 60 0 C 6 O 0 1 21 1 0 1 00 0 I 1 - 1 1 0 0 0 Transition map 42n 60 61111 y,` 10 -stable (0)(00) 01 01 11 00 (10)10 (1)An asynchronous sequential circuit has two internal states and one cratput - function describing the circuit are  $Y_1 = x_1 x_2 + x_1 y_2 + x_2 y_1$ Y2 = x2 + x 1 41 42 + x1 41 Z = n2+ y1 (logical diagram of the circuit a) Draw the b) derive the transintion table and output map solution YOUNT THORE AN diagram ogica · ) 1. (3) x, or 2 71.92 1241  $\left( \begin{array}{c} (11) \\ y_{1} \end{array} \right)$ 2 2 01,4142 71.91 11 11 n2+y, 7 14 (11) 91 (60)



output map 9.92 00 NIN2 00 01 11111110 a shirthan th A. Wite 1 -----0 00 01 11 1 6 10 requestial circuit: Hazarids of 1. \* Anthezards of potential or actual malfunction of a logic network during the transition between two implet states as a esent of a single variable change \* Hazards Occur Combination the Circuit , where they may cause a temporary Balse cretput value!!! \* when such combinational circuits are used in asinchronous sequential orcuits, they may be result in a transition to porm a wrong stable state \* These are two types of hazards Ly static hazards Dynamic Rezards Ly Essential hazards

\* similar to static and dynamic hazard caused by delay is combinational circuit essential frazards occurs in sequential circuit Static I hazard Static o huzard Dynamic hazard static hazards:-\* static hazard is a condition which result in single manage momentary incorrect output \* due to change in single input variable when the output is expected to remain in the same state \* Two types of static hazards ) static o hazard -) static 1 hazard static o Hazards:-\* static o hazared the output is to remain the value of and momentary 1 output is possible during the tranistion between the two input states \* Then the hazard is called static o hazard

K Momentary 1 output static 1 1+azards:-\* when the output is remain at the value 1 and a momentary o output is possible during the transition between the two input states the hazard is called a static I hazard 12 The provident of the state of the state of the a kana ana isti have of a chiller Momentary o output Agnamic hazard in dili \* Dynamic Razards occurs when the output of a network in to change between its two logic states but a momentary Base output signal occurs during the transient betauior \* A dynamic Frazard is defined as a transient change occurring three or more times at an output terminal op a logic network \* when the output is supposed to change only once during a transition between two inputs states differing in the value of one variable.

Momentary Locetput in Linken 1 2 1 1 1 . 1 . 1 . 1 1 they tree it. Stelling and the second second porta P. Jon gring 1.17. Ο 1 Momentary o output Dynamic hazareak Essential hazards' \* Essential hazards is type of that exists only in onenchronous sequential circuits with a two or more goodback \* It is caused by evequal delays along two or more paths that originale (9 ) - mar 1 from the same input \* An encossive delay through an inverter circuits in comparison to the delay a sociated with the goodback path may cause essential hazard Grive the herzand free realization following Boolean function for the f(A,BCD) = Em(0, 1, 5, 6, 7, 9, 11)





solution diagram ogical MI 11 14 NL 71,712 111: (M1 M2)+(M1 M3) No 13 71, 713 state table present state output  $= (n_1, n_2) + (n_1, n_3)$ 23 21 M 2 Ch 0 0 0 18 f 0 0 0 l 0 0 0 0 V.J 11 1 Gu )  $\bigcirc$ 0 O l 0 1 1 0 0 1 1 0 1 1 Ć). 1 ()1 ) 1 K-Map Ha Zard free Mins 00 0 0) 10 11 DI Ni 60 21 (1)1 0 0  $\bigcirc$ ¢ 0 0 0 l 0 0 1.... 1 1 0 0 1  $F=n_1n_2+n_1n_3+n_2n_3$  $F = \eta_1 \eta_2 + \eta_1 \eta_3$ 01 MIY M2 M3 Hazard free circuit Υ. MINL MINI nens

Draw the logic diagram for the product of sum expression given by y = (n, +n2)(n2+n3) show that there is a static of the zared when niand is are equal to a and min gaes from 0 to 1. Find a way to remove the hazored by adding one more OR gate. solution :- . and N1+N2 XI. 22 1 . . .  $= (n_1 + n_1) (n_2 + n_3)$ ch? N2+N3 state table Delput present state  $\dot{Y} = (\gamma_1 + \overline{\gamma_2})(\gamma_2 + \gamma_3)$ CN ×2 21 0 0 0 0 1 ()0 0 1 0 0 0 1  $\bigcirc$ 0 1 0 1 0 I 1 0 1 0 l Eliminating a hozard K-Map M2 M3 10 1) 00 61 X2XS ni 10 00 11 01 0 0 MI 0 0 0 0 0 0  $\bigcirc$ D 0 h  $Y = \times_1 \times_2 + \overline{\times_2} \times_3 + \times_1 \times_3$ Y=X1×2+X2 ×3



premitive place table: States ×Y 00 61 111 10 Q, 0 (a) o Q,0 9 b, -(b), 1a, -(b, 1 (b), 1 b Take a = 0 , 6=1 WXY 1 Kg 12.113 0 6 0 1 1 t 6 1 (10 CO XY 00 01 11 Z = XY + WYW 10 Logic diagram 00 0 X 11 0 1 × 1  $\sim a(\alpha + \lambda)$ ,  $\omega = w$ ×y Z hasp hore, Z=W his price WУ : hughos alist of shall Laisy 1.2-Design an asynchronous sequential circuit with two impart x & y and with one output Z. whenever y is 1 input x is transferred to z. when y is a. the output does not change for an change in X Criven XY - input  $y=1 \rightarrow Z=X$ Z-) output Y=0-) Z= Previous °/p
9 step ? X State diagram 00 (9 00 a D 01 01 10 0 0 0 Ь 0 ii j 00 (đ a a 11 01 b <u>oi</u> <u>ìo</u> e d 11 10 0 f  $\frac{1}{1}$ (f) <u>00</u> 01 100 Б flow bable step 3 : primitive Nent st te present state 11 10 01 00 01 a0) C, Ь,-9 0 d,-6,0) a,b, d,-(C, 0 a,-C (1, 1)e,b,-1 d d,-(e,i f, - . e 11-2,-(f, r) $b_{i-1}$ f

Step 4 9, b, C - So d,e,f -> Si present state Next state 10 Stallo 00 01 11 state So b,0 d,- C,0 only 910 present to b, \_ d, 1 S, 2,1 f, 1 the table Step 5:-From the above table we can't make K-Map So we can replace 9, b, C, as 1 zero, d, e, f as one & s=0, s,=1 Next state /0/P present state 10 11 01 00 F 00  $|_{i}$ 00 00 0  $O_{1} - \frac{1}{1}$ 1,1 11 1 to be apply the start and Steph: (K-Map). K-Map for 0/P K-Map Nent steete × 00 01 11 10 XY F 00 01 10 \_\_\_\_\_ E 6 0 X 0 O 1 0 C 0 0 10 1 X ľ  $\left( \right)$ 1 0 1 1) ZØ=XY+FY ZEF Step 7 :- (Logic diagram) X ×γ Ø Z F ZEF FY

Types of Memory! Menozey Read only Memory man Read write memory (ROM), MILLIN, (RAM) static 1 Degnamic RAM Masked PROM EPROM EEPROM RAM Read only memory (ROM) \* We cannot read from or write into memory \* It is read only memory we cannot ensuite data in this memory \*It is non volatile memory that can hald data even if power is trand OBB Read write memory (RAM) \* Random access manary is a Valatile memory it cannot hold date when the poor is turned app \* we can read from or write into the is called read / write RAM so it memory Masked ROM: \*In integrated circuit a their metallized days connects the gates of

some transistors to the row select lines the gate connectie ons of MOS bransistors depend on the data to be stored in ROM \* once the pattern mask is it passible to make thousands of such ROMS \* such ROM are called Mark programmed Rom post nM 1101911 10111 1011 PROM -\*It is programmable read only Memory \* PROM are programmed by used to provide the programming facility each address select and date line intersection has its own fixed mosfet transistor \* The PROM are one time programmable once programmed the information stored is permanent \* Erasable programmable read only EPROM:memory EPRONT used Mas circuits \* The store and zero as a pocket of charge in à buried layer of the IC chip \* EPROM can be programmed by the user with a special EPROM programmer we can lease the stored data Laplo fix 2 lar. in ja catin! the felt of an in the proof of the for a larger that we have the set of the s

Staic RAM \* Memories that conists of circuit Capable of retaining their state as long as power is applied are known as static Memory \* These are random access a memory (RMA) and hence combine called static RMA Memories Dynamic RAM'-\* Depranic RAM stores the data charge on Capacitor dynamic RAM Contains RAM more memory call as compared the static RAM per unit area Tra you a and a second the support of the second secon Pregrammable Array Logic (PAL) \* PLA is a device with a programmable AND array and programmable OR \* PAL programmable logic device is array fired OR ascorpy and a programmable AND ( propher all) array \* The PAL is easier to program, but it is not planible as the PLA. Input -> programmable Fixed -> output Array

C B Fixed OR Array A 101X Mark Constraints L. Orrala DANCE BIBLIST programmable AND Array to the AND gates are \* The imput programmable while the inputs. to the OR gates (area haved wired. contractions ! \* This means every AND gates can be programmed to generate any desired product of the imput Variables and their complements. \* Each OR gate is hard - wired to only selected AND gates outputs. \* In desiging with PAL , the Boalean functions must be simplified to fit into each section. Advantages Littigh Efficient aparts - he to the Eastline Ly Low producti on cost > Hearly secure

L) High Rebiability L) Low power required for working 4) More flerible to design Design using PAL the following bollow functions  $W(A, B, C, Q) = \leq (2, 12, 13)$  $X(P,B,C,D) = \leq (7,8,9,10,11,12,13,14,15)$  $Y(A, B, C, D) = \leq (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$ Z(A, B, C, D) = Z(1, 2, 8, 12, 13)salution AR AB 1) W=ABC+ABCA 00 X = A+BCD CD AB AB (1)C I Z = ABC + ABC = + ACD+ Y-BD+AB+CD W ABCD



12 B Her C. C. is how on the Aster will be Take at Barrenters of a contration -1 -1 -1 N AB C SUP DI I AC ABC BC Mar F and the starts Mart Verland day they ( in Manual in ) Logic FI F2 The life, M Pro Call Nº aunpulita 100 11 a) journelle phr gradson Programmable Logic array: (PLA) \* PLA is fixed architecture logic device with programmable AND gates followed by programmable OR gates. \* PLA is basically a type of Programmable logic device ener to build a seconfigurable digital circuit \* programmable largie device have an undefined function at the time of many actureing, but they are programmed before being made into use \* PLA is a combination of memory Logic

المراجع والحرية مسلحة المراجع

and the second of the second second second

\* The pla is used to Implement 9 complex combinational circuit \* A PLA is similar to a ROM concept except that does not generate all the minterms as in the ROM. \* PLA the decoder is replaced by a group of AND gates each of which can be programmed to produce a product AND terms of input variable Input - programmable pro grammade AND Arrow -> output OR Array : block diagram A 1 B Programmable JOR Array Nil end for the child Stor 的历史中 2. W. (111 Flore ( de ) : Lis 11, 11 - 27 11111111 Juni 11 1202 and the state of the state FI F2 Fa programmable NULLINGUL, AND Array Basic configuration of PLA

14 Application !all. La march for \* It is used for provide control over datapath Production of the second second \* It is used for Courter \* It is used for decoder \* It is used for Bus interBace Programmed I/0 Implement the following functions with PLA  $F_1(A,B,C) = \leq_m (3,5,6,7)$  $F_2(A,B,c) = \leq_m (0,2,4,7)$ Sol BC 60 61 A 00 \_\_\_\_\_ 10 01 11. 10 0 0 l  $F_2 = \overline{BC} + \overline{AC} + ABC$ FI = AC+BC + AB B A AC BC AB Ac AC ABC diagram





Filed programmable Grate Array (FPGIA) \* Field programmable Grate Array is a glenible Architecture programmable logic device. \* It is single very large sale Integrated circuit constructed on a single piece of silicon. \* It consists of identical individually programmable rectangular modules \* The modules are separated is both horizontal and vertical directions by horizontal and vertical metallic conductors called channels. Auchitecture of xilinx FPGA \* FPGIA is improvements is density performance, power consumption, Voltage levels pin courts and functionality. \* IL consists of L' configurable Logic block L) Flip Flop L) LOOK up tables 4 OSP slices BLOCK RAM L > Trans cei uers > Input / output Blocks

16 TOB IOB TOB TOB TOB TOB Switch switch Switch TOB Matrin 1 Matrin Matrin IOB [CLB] CLB TO B 1. Switch Switch TOB HOB Switch Matrin Matrin Matrin TOB CLB CLB TOB horizonte Long line gwite ITOB Switch switch TAB Matrin Matrin 🗮 Matrin JOB. TOB IOB IOB TOB -> vertical Longluie Configurable logic block (CLIB) \* configurable Logic blacks contain logic for the FPGIA. Each CLB Consists of Kprogrammable look up table Log to all the V \* Multi plaxer, frains and head a planta for a subort \* Registers \* path for control signals \* Two of the function generators (Fand () og tre look up table can generale any arbitary function of four inputs and the third function generator (H) of The three function generators can be programmed to generate

-) Three different functions of three independent sets. of variables -) An arbitrary function of five voriables -) some function of nine variable \*Each CLB has been glip floop that can be configured as edge triggered Blipplop with common block \* The function generators can also drive two outputs (X & Y) directly and independently of the outputs of the storage elements CLB MUX > output 10 12 14 D Flip Rst. CLK-F PGIA Logic block \* A plip plop is a circuit that has Flip Blops;two stable states and can be used to store state information. \* Flip flops are berigen shift registor that synchronize logic and save Logical states between clock cycles within an FPGIA \* A glip Bop stores 9 single bit circuit of data

Nent 0 Q present (a) A a later to be to be a soul 1. 1. 5, 12 to be a strip by C and C and and 4) Data input of a menory device is ) allod the Nent state a rech 112 L) output Brom a momory device in a called the present state all mining LOOKup Tables - (LUT) \* A LOOK up table CLUT) determines what the output win Bor any given inputs. \* In the content of combinational logic et is the truth table and defines how combinatorial logic behaves. \* A truth lable is predefined list of output for each combination of input ~ ~ Lute The design and have The state with the state Inputs " ocet has had and some hard and some hard and some hard and the source of the an geren product of the product of the DSP slice or some limes reperied to as a block or cell, is one of the spacialized components in a FPGIA \* It carries out digital signal processing guretions like filtering or multiplying more efficiently than using many

and a start

BLOCK RAM :-\* The memory available on an FBOTA chip is referred to as block RAM or BRAM. \* This blocks can be subdivided or Cascadad to make smaller or larger sizes \* Digtal signal processing algorithms BRAM auculable. fraquently need to reap track of an entire block of data and with out on bo and (OII), cubber protonol memory port B PortA 1.(°) + clock Lunger Clock - 2 . . . . WYEN Wr En K Addr Addr wr\_deta-) KWr Date Rd Datas ERd A aba Transceivers'-\* Transceivers are made to transmit and receive serial data to and from the EPOIA at high rates. \* This dedicated components allows for implementation of high speed data transpor with out consuming lagit resources of the FAGA Input / output block:-\* Input output (I) blochs are the components through which data transfer and out of the FPGA is The IO blocks are configurable in soveral ways depending on the type of data

· \* They operate at lower speeds. then transceivers but maintain more gunctional at be annealer; at daily fleribility. Advantages to reprogram in the field to 4 Ability fin bugs y very less time le configure Lower non recursing Engineering costs Applications '-A consumer electronics Ly digital glat parel displays L) Information applications Ly home networking \* Data Center \* Industri al L) Industrial Automation Limedical Imaging \* Madi cal Ly diagenestic Monitoring Las occurety applications \* Wireless communications LRF 4 base bard 11 4 connectivity L WCOMA ..... L) HS OPA ( · · 1 O BAYE Lyvideo and Image processing

programable Read only Memory (PROM) \* Read only memory Rom is a memory device which stores the binary information permanently \* If the ROM Fors programmable Beauture, then it is called on programmable ROM PROM. \* The user has the glanibility to program the binary information electrically once by using PROM programment \* PROM in a programmable logic device that has fined AND Array & programmable OR Array. Rixed Progr AND η array output Input-s \* Here the inputs of AND gates are not of programmable type \* we have to generate 2' product terms by using 2" AND gates having n input leach. \* we can implement these product terms by using nx2" decoder so this decoder generates in minterms

\*Here the inputs OR gates are programmable. \* that means we can program any number of required product term, rince all the outputs of AND gates are applied on inputs to earch OR gate \* The outputs of PROM will be in the form of run of min terms CPLA- complex programmable Logic device \* complex programmable Logic danice (CPLB) is one of the PLD. It is used for the implementation of logical circuits. \* The programmable logic devices such as PLA and PAL have limited number of inputs, product torms and outputs. \* This device can Support up to 32 total number of inputs and outputs only. \* The complexity of any digital Ic chip can be specified in terms of number of equivalent 2-isput NAND gates \* A typical PAL has 8 macro cells. if each macro cell represents about 20 equivalent gates. \* For circuit requiring very large Number of gates, CPLD having large

Number of macrocells can implement circuits of up to about 10,000 equivalent gates. \* They are a fast as PLAS but more 0000 I- I/o block PLD PLA PLO programmable interconnect PLO PLD PLA Greneral structure of a CPLD \* They digital Ic that are just like a large number of PAL is single silicon chip connected to each other through a cross point switch. Arochitecture of CPLO \*It consists log a number of PAL like blocks, input / output blocks and a set of interconnection wittes. \* The PAL like blocks are connected to set of interconnection wires and to an enpert / output block! I The input block is used to drive signals to the pins of the CPLD at The appropriate vallage levels with appropriate current.

20 \* A PAL like block Cake called functional block) usually consists of 16 macro cells \* Each macro cell comists of an AND-OR Configuration, an EX-OR gate a plip Blop. a multi plener and . a prinstate buffer Lo Fill & C. D. M. P PAL PAL-Like Like block Block H 11--1 Interconnection' 11 wires PAL PAL-Placy Like Like block block PH0 Architecture of CPLD \* each AND-OR configuration usually Consists of 5-to 20 AND gates and an OR gate with 5 to dainputs

\* AN EX-OR gate is used to obtain the output of OR gate in an inverted or non inverted. form depending upon its other

input being 1 or 6 respectively \* A suffer acts as a switch, which enables the chip pin to be used output or input Interconnecting wires PAL Like block Mux 1 An BQ Tristab CLKthe) Macrocell CPLD Advartages '-Ly Easy to design L) Reduce board Area L Available in liny sizes L) Less maintenance Lower Development cost the last of the second second and a second second second second second second Line . Prate China (-1) = (-1) +No Ido Cal 1111 ALL FREEP

UNIT-5 VHOL \* VHOL is one of the commonly used Haredware Deobription languages (HDL) in digital craut design \*VHOL stands for VHSIC Hordware description Language , \* VHSICILY Warey Frigh spood integrated Ciraut. 11-1111-211-1 A MUP EICENT, IN \*It is a programming language that desorthes a logic circuit by function, data flow perhappion 1 and or structure \* It is wood for many surpases -> For describing hardware -> As a modeling Language. -> For simulation of hardware -) For early porformance estimation. SFOR synthesis of hardware -) For gault simulation, best & usrification of designs . \*A VHOL design begins with an ENTITY block describes the interface for the design. the interpare defines the Input and output logic signals of the circuit being designed.

\* The cerchitecture block describes the internal operation of the design. \* The blocks are numbrous other functional blocks used the build the design elements of the logic circuit being created package ENTITY declaration [ CInterpace description PACKAGE BODY ARCHTTECTURE Cother used Chenchi onality functions constants, CONFIGURATION components\_) Connection entities architecture) The dines of publications VHOL-program structure \* entity entity name "is [ port Cintergace - signal - declaration); \* end Eentity ] [ entity - name]; \* architecture architecture - name of entity name is [declarations] \* begin architecture body 0 \* 1 ( M ) \* end [architecture] [architecture-name];

ع RTL Design ( Register tranger Level design) \* Register transpor love design lies between a purely behavioral description of the desired circuit and a purely stoructured one \* RTL description à circuit register and the sequence of transfer between these register but does not describe the hardward used to carry out these operations. \* Debornire tre number and sizes of registers needed to hald the data used \* Determine the logic and areithmetic by the device operations that need to be performed on these register contents. and \* design a sequential circuit whose output control how the register contents are updated inorder to obtain the desired results. \* An RTL design is similar to evriting a computor program in a conventional programming language. \* choosing stagisters in the same as choosing variables analogous to writing involving the variables and expressions operations \* Designing the contraller coquential circuit is similar to deciding on the Blow

flow contral within the program. S < = (Ca+b)+c)+d;\* This particular description is similar enough that it can be synthesized. \* The resulting circuit will be a pairly large combinational circuit comprising three adder circuit ' \* A behavioral description nat being concerned with implementation details would be complete at this point All Lat. Product for Labourt 1982. He 8-0: S=Sta, in a stand and the second S=Stb; brend and a stand and a stand S=S+C: S=S+d, hand on a way have 4 < 11Jan Lills adder arist. Start adder adder -1 3 dE \* where each operation is executed sequentially \* The logic required is now one adder, a register to hold the value of S is

between operations, a melti placer to select the input to be added and a circuit to clear s at the start of the computation \* The process requires more steps and will take longer time. circuits that divide up a computation into a sequence of arithmetic and logic operations. are quite Common and this type of design is called RTL or data flow design. \* Register and combinational function blocks called data path the controller that antrals the transfer of data through the function blocks between the registers. arithmetic / Logic function areithnetic/Logic function arithmetic/Logic -feerction 1 chode from controller \* RTL design the gate well design and optimization of the data path Creatister, miltiplexer, and combinational functions) is done by the synthesizer

\* The designer must design the sequential circuit and decide which seegister transfer are performed in which state \* RTL designer can trade off data path complexity against speed \* RTL design is well suited for the design of CPUS and special purpose processors. such as disk drive controller, video display cards, network adapter, etc \* The width of register types.of combinational functions and their input will be determined by the application Enamples'-Library jeee; use ieee. std\_Logic\_1164 all; use rees · std-Lagic \_ arith. all; use work. summer. all; use work. summer - components all; entity summer in port Ca, b, c, d; in num; sum; out num; update, clk: in std - logic); end summer architecture rtl of summer is signal sel: std - Logic vector (1 down to0). signal Load / clear: std - Logic, d1: data path port map(q,b,c,d, sum, sel, begin Load deas, cly C: contraller port map (Lepdate sel Load, clear CLK) end r+1;

Package declaration'a shall similar \* A package de is a converient mechanism to store and share declarations \* It is optional design wit \* A set of declarations contained in a Package declaration may be shared by many design emits \* It defines items that can be made uisible to atter design with \* A package is represented by L) \* package declaration L) \* package body Package declaration \* It defines the interface to the partrage inghe Kener Harks with Syntan: package declarations subtype declarations constant declarations signal declaration variable declarations sub programe declarations declarations file alise declarations, component declarations attribute declarations disconnection specifications serve claypes END package - name;

\* The items doclare in a package declaration can be accessed by other design with by using the library and use clauses. package body :details of a package \* It contains the that is the behavior of the subprograms and the values of the deforced constants which are declared in a package declaration \* The package body may contain other declarations. Syntax; Package body package - name IS subprogram bodies complete constant declarations subprogram daclarations. Br type and subtype declarations file and alias declarations use clauses END package - name; \* The name of the package must be same as the name of its corresponding package declarations. \* The package declaration doesnat have any subprogram (or) deferred constant declarations. a package body is not necessary. Erample The 4 bit full adder circuit in clude package declarations.

LIBRARY IEEE; Use i EEE, 'STRO - LOgic - 1164-All, ENTITY full adder IS Port (n, y, cin : in bit ). cout, sum ; out bit); END full adder; ARCHTTECTURE equation of full adder IS begin Sum = n xor yxor ein. Coul <= Cn and y) or (n and cin) or (y and cin); END equation, ENTITY adden 4 Is Port (a, b: is bit - vector (3 down to 6); Ci In bit; IS cout bit \_ vector (adown to 0). Co. out bit); END adder 4; ARCHTECTURE Structure of adder 4 I5 Component full adder PORTCX, y, cin, in bit; sum, cout; out bit); END component signal C: bit - rector (3 down to 1); begin FAO : gull adder Port map (a(0); b(0); ci, cc) FAI: Bull adder port map (aci), b(i) (ci) (ci) (ci); FA2: full adder port map (a(2), b(2), c(2), c(3), s(2)); FA3 : Bull adder port map (a(3), b(3), c(3), c(0), s(3)); END structure.

5

B(0) A(0) BCI) ACI) BC3 AC3) B(2) A(2 C(2) c(i)C(a) FA FA FA FA Cout S(3) SC2) SCOL SCI) write HOL For half write HOL for that subtractor adder A \_\_\_\_ 400 Berrout C Half subtractor Half adder Library IEEE; Library TEEE; THE TEES ST. Logic\_114.0 INE IEEE. STO-LOgic\_1164.all; entity that - subrarchoins entity half addes is port (a, b: in STO - LOGIC; Port(a,b: in GTO-Logic; Diff, borrow: out CTO\_LOGIC) S, C: Out STA -Logic); end that adder; end half - subtractor; architecture half-add-arc.of architecture half - subtractor - ac half addor is half -subtractor in begin hegin diff L=a xor b; SK= a xor b; borrow <= (not a) and b; C<= a and b; end half subtractor\_arc end half and arc

write HAL Bor ful write HOL for Bull addos A-B Ðift B-Ci Ci Cout Borrow Library IEEE; USE TEEE.STO-LOGIC \_1164.All; Library IEEE; entity full add is USE IEEE STO \_ LOGITC \_ 1164 all; Port (A: In STO -LOGITC; entity full subtractor is B: STO -LOGITC; port ( a, b, c: in STD-LOGIC; Cin:STB-LOGITC, difforance, borrow : out S: out STO\_LOGIC; STO-LOGITC); Cout: out STO \_ LOGIC); end full - subtractor end full add; architecturce full such of full\_subtractor is architecture behavioral of begin full add is begin difference <= a xor bxorc; SZ=A XOR BXORCIN; borrow <= (nat a) and b) Cout < = (A ANDB) OR (b and c) (CCIN ANDA) 02 (Cin AND B); (C c and (not a)). end full sub; end behavioral

Write HOL program For 8:1 Multiplen diagram Libray IEEE; ene IEE ·ST.O-LOGIC-1164.all entity mur 8- 1 is Porte do, d1, d2, d3, d4, d5, d4, d7 inbit So, SI, Sz: in bit; F:out bit); end mun 8-1; architecture mux 8-1 arc of mun 8-1 is signal Xo, X1, X2, X3, X4, X5, X6, X7: but begin Xo == do and Crot So) and not SI) and (not S2); X1 <= d1 and (not So) and (a+ SI) and S2. X2<= d2 and (not so) and S, and S. X3 <= d3 and (not so) and S, 2S2; X42=d4 and So and (notsi) and no+s2). X5 <= ds and so and (nots) and 52; X6 <=dL and so and s, and not 52) X7E dy and So and S, and se. FX= X0 or X1 or X2 or X3 or X4 or X5 or XL or X7; end demun 1-8 arc;

write HOL program for 1:8 demultiplaner diagram Library ITEEE! USE IEEE. STO\_LOGIIC-ILGAN entity demun 1-8 is PortC din : in bit; So, S1, 32 : in bit ; do, di, d2, d3, d4, d5, d6, d7; out ); 1 end demun 1-8; architecture demun 1-8 arc of demun 1-8 is begin do <= din and Crotso) and (notsi) and Cnots2); difedin and (not so) and not s) and d2 <= din and (not so) and s, and not s2); ds <= dis and Crot So) and S, and S2; 04 <= din and So and Crost Si) and nots; d = <= dis and So and Cratsi)ands; dby= din so and S, and (notS2); dr k= din so and Si and S2; end de mux 1\_ 8 arc;
write VHOL program for write VHBL program for 4 bit up counter MOD-6 synchronows counter diagram diagram Library IEEE; Library IEEE; use IEEE.STO.LOGIC\_1164.01; use I EEE . std. Logic - 1164 all use i eeestd - Logic arithall; use intelEE. std. Logic \_ unsigned. use ieee std - Logic - unsignedal; all; entity counter is entity mod b counter is Port CC, CLR: in stal-Logic; Port CCIK, reset: in STD-LOSIG Q: out-std -logic - vector Cadow dout : out STB-LOGITC-VECTOR(2 downto 0); +00); end counter; end mob - counter architecture bhy counter is signal +mp: std - logic vector(3) architecture mod 6 of mod 6. coanter is begin ownto 0); bogin half counter: process CCLK, resel) in Process (CC,CLR) variable m: integer range 0 to 7 begin ifC CLR='1') then =0; +=mp <="0000"; begin if (resot = '1') then and c='1)the eka ig C C'even m:=0; +mp L=tmp+1; 1121 else of Crising-edge (CLK) then end if; m := m + ;end process end if Q L-tmp; if Cm=6) then end bhy\_counter m:=0: end if dout <= conv\_std\_Logic\_ Vector (m,3); end process counter, end modb;

VHOL program for flip & lops:write JK Rlip Blop 1 SR Blip Blop 6 3 . [1] Library ieee; Library ieee; ieeestd-109ic-1164.all; use iee e. std -logic -1164.all; use iee e. std -logic\_arith.all; use jeee. Stel\_Logic\_arith.all, use seere \_ std \_ Logic \_ unsigned. all; use ieee. std\_Logic\_Lusignedall; entity JK - FF is entity SR FF is Port CJ, K, CLOCK : in std-Loge; port CS, R, CLOCK: in std-Logic; Q, QB:out Gtd- logic); Q, Qbar: out std - Logic); end JK\_FF); end SR - FF; architecture behavioral of architecture behavioral of JK-FFis begin SR\_FFis begin Processo C CLOCK) process (clock) variable +mp: std - Logic; variable + mp: sta logic; begin if CCLOCK='1' and CLock event) if CcLock= '1'and Clock bush) begin ig CJ='o' and K= o') then if CS='o' and R='o') then tmp=Emp t\_mp=Tmp eheigcz="1'and 1<='1/)then whe if Cs= 1'and R= (4') than tmp:=nottmp; tmp='z' else if CJ='o' and K = ' 1' then eke if CS=0 and R='1') then +mp='0'; tmp-o'; ese cepe Tmp='1' Emp=11'; end ig . end if; iend ig; end ig , Q Z=Emp; Q <= Tmp; @ BAR <= not +mp; Qb <= not Emp. end process; end process; end behavioral; end behavioral

O-Flip flop Library isae; use iee.e. std-logic\_1164.all; ieee. std\_logic\_arith.all; use ieee . std \_ logic\_unigned.all; entity D-FFis Port CD CLock : in 6+d-logic. Q: Cout stel - logic); cend D-FF; architecture behavioral of O-FF is begin Process (clock) begin if C c Lock = ', and clock event) G <= D; end if; end process; end behavioral;

TElip flop library IEEE; Me IEEE. STO\_LOgic\_1164.al entity T\_FFis port CT: in std - Logic; Clock: in std - logic Q: out std \_logic); end T\_FF; architecture behavioral of T\_FF is signal top: std - logic; begin Process CCLOCK) begin if clock overt and clock="" +for if T='O') then +mp<=tmp; else if T='1' then tmp<=not (tmp); end ig; end if , end process; Q <= tmp; and behavioral;

8